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Abstract 
 Magnetic field enhancement of Coulomb blockade conductance oscillations in 
metal oxide double barrier tunnel devices fabricated using atomic force microscope 
nanolithography is reported for the first time.  Anodic oxidation by this method was 
accomplished on lithographically patterned Ti and Ni device layers.  This is the first time 
Ni has been reported to be oxidized via scanning probe lithography.  Magnetoresistance 
measurements were taken on selected devices in a Hall effect cryogenic system where 
tunneling conductance behavior was observed at 1.8, 10, 25, and 50 K in the Ti devices 
and 150 K in the Ni devices.  Coulomb blockade conductance features were observed at 
 vii 
1.8, 10 and 50 K in the Ti devices and 10 and 25 K in the Ni devices.  Applying a 9T 
magnetic field enhanced the conductance oscillations and clarified the Coulomb staircase 
apparent in the I-V curves for both devices.  From theoretical fits of the experimental 
conductance behavior for the Ti devices, this is attributed to a suppression of cotunneling 
currents in the device.  Additionally, in multiple Ti devices, a zero-bias anomaly peak 
was observed at ~ 2 K and is attributed to contaminant particles in the metal oxide barrier 
creating a localized magnetic moment in the junction leading to spin-flip and s-d 
exchange scattering assisted tunneling according to the Anderson-Appelbaum model.  
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Chapter One                                                                             
Introduction 
Section 1.1: The Need For Nanoscale Electronics Technology 
 Since 1965, when Electronics magazine published Gordon Moore’s famous 
prediction [1] that the number of transistors on a chip would double every year and 
predicted that the trend would continue into the next decade, the ability of the 
microelectronics industry to shrink the dimensions of silicon based electronic devices 
according to the famous “Moore’s Law” has been nothing short of amazing.  After the 
co-founder of Intel’s initial prediction, the slope changed in the mid-1970s to a doubling 
approximately every 18 months and for more than thirty years device density on chips 
has doubled according to this exponential progression [2].  This exponential increasing 
density of devices has increased performance while reducing cost and size of microchips, 
and subsequently the computers around which they are based.  Additionally, information 
storage technologies have been advancing rapidly where hard drive capacities have been 
doubling every year.  These developments, too, have become tied in with the famous 
“law”.  The end result is that today one can buy a new sub-$1000 desktop computer that 
is more powerful than a $3000 computer sold only a few years ago [3]. 
 This rapid and amazing pace of computer technology, from semiconductor based 
logic devices, to hard disk drives, to memory devices has pushed the limits of engineering 
and has quickly generated a need to understand the science and engineering of working 
with devices on the nanoscale.  Understanding how to make devices with dimensions of 
tens of nanometers to increase logic, storage and memory density and understanding the 
 2 
transport behavior at these dimensions has become crucial to continuing the pace of this 
technological advancement. 
While keeping silicon-based processing on track with the famous “law”, 
accompanying developments in reducing line widths (the width of the smallest feature) 
by a factor of two every six years, increasing clock-rates by a factor of two every two 
years, and increasing capacities of random access memory (RAM) by a factor of two 
every 18 months have also occurred.  Not content with resting on its laurels, the 
semiconductor industry is committed to maintaining adherence to “Moore’s Law” for as 
long a physically and financially possible.  In order to keep the industry moving on track, 
the National Technology Roadmap for Semiconductors was established in the early 
1990s.  Detailing all the technologies needed to maintain progress, the roadmap outlines 
where funding for research and development is needed.  In the past couple years, the 
roadmap was opened to international participation from Europe, Japan, Korea, and 
Taiwan, leading to the creation of the International Roadmap for Semiconductors.   
Currently, state-of-the-art chips are produced with a minimum line width of 90 
nanometers, a density of 0.97 gigabits per centimeter squared (GBits/cm2), and an oxide 
thickness of 1.2 nm [4].  The latest 2004 roadmap lays out development through 2018 
with 18 nm line widths, a density nearing 40 gigabits per square centimeter (Gbits/cm2), 
and an oxide thickness of 0.5 nm.  However, starting in 2005, the roadmap also begins to 
show several unsolved problems as device dimensions continue to shrink, with the 
situation becoming quite grave starting as early as 2006.  Just one of the issues raised by 
the ever decreasing sizes is leakage through the gates as gate thicknesses approach the 
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widths of a couple atoms.  Additionally, the roadmap calls for research in metallization 
technologies, lithography techniques, new photoresists, device characterization 
techniques, device design, and new dielectric materials to name a few.  All this research 
is being called upon to deal with the issues of operating at the nanoscale, the region 
between the atomic scale of tenths of nanometers up to multiple tens of nanometers.  
Semiconductor logic and memory devices are not the only advancing technology 
areas benefiting from, and being challenged by, nanotechnology.  Computer hard disk 
drive technology has seen a great boom recently as thin film growth technology has 
resulted in present recording densities more than 25 million times greater than when the 
original IBM 5 MB disk came out in 1956 [5, 6].   
The majority of this gain has occurred since 1997 when IBM introduced giant 
magnetoresistance (GMR) based hard drives [7].  GMR was discovered in 1988 by 
multilayering Fe and Cr layers using molecular beam epitaxy (MBE) [7, 8].  As a 
magnetic field is applied to a stack of layers consisting of two ferromagnetic materials 
separated by a thin conducting layer, the magnetization in one ferromagnetic layer 
becomes aligned with the applied field and as the field is increased further both types of 
materials become aligned.  When the two layers are in anti-parallel alignment, the 
resistance can be as much as 60% greater than when the magnetization of the layers is in 
parallel.  However, the largest GMR percentage change between alignments observed in 
a device at room temperature is ~ 24% [9].    
GMR technology advancements, such as utilizing GMR read heads in addition to 
the disks, utilizing an initial antiferromagnetic layer to pin the first ferromagnetic layer by 
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exchange coupling (what is known as spin-valve GMR) to increase GMR have led to 
reduction in the required size of the read head and write pole tip [5-8].  These 
advancements have led to annual increases of 100% (thus an approximate doubling each 
year) in the recording density of hard disks.  Utilizing the latest ferromagnetic 
technology, the “superparamagnetic” limit (the point at which the individual 
magnetization domains have become so small that they are no longer able to hold 
magnetization due to thermal instabilities) has been pushed to up to 300 Gbits/in2 for 
GMR hard drives [6]. 
  To achieve this density, read heads utilizing Tunneling Magnetoresistance 
(TMR), where the two ferromagnetic materials are separated by a thin dielectric 
tunneling layer (instead of the conductive layer in GMR), are being studied.  TMR values 
have been achieved at greater than 50% at room temperature [7].  Additionally, in a TMR 
device the current flows perpendicularly through the device, allowing the read head 
(sensor) to be attached directly to the magnetic shields, which can then also be used as 
the electrical contacts for the device.  This is unlike GMR heads where the current flows 
parallel to the device and the sensor has to be electrically isolated from the conducting 
magnetic shields.  Thus TMR devices do not have the isolation layers taking up crucial 
space, increasing their compatibility with high density read heads [7, 8].  However, TMR 
devices are more highly resistive than GMR devices, limiting their use for high 
performance high data rate disk drives.  Thus with shrinking sensor size, other read head 
technology is being pursued, such as the current perpendicular to plane (CPP) devices [5-
8].    
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Beyond the 300 Gbits/in2 limit, perpendicular to plane (versus the current in 
plane) recording methods will be required as TMR resistance is too high [7, 8].  In this 
method, data is recorded on the small ends of the magnetic domains as well as on their 
long axis, where data is currently stored.  Using this technique, storage densities may 
approach 500 – 600 GBits/in2.  Utilizing lithographically defined magnetic islands or 
self-assembled nanoparticles of FePt patterned with nano-imprint lithography, recording 
densities could be extended to 1 Tb/in2 [6, 8].  To achieve these recording densities at the 
current rate of advancement, read heads and write pole tip dimensions will need to 
decrease 20-30% each year and will soon match the dimensional requirements for 
semiconductor devices discussed previously [6]. 
Memory is another technology area that will rely upon nanotechnology to allow it 
to continually increase storage density and speed.  Flash memory devices are based on 
standard silicon process technology (which manufactures desire to be uniform for all 
device components).  As dimensions are scaled down, the tunneling oxide thickness for 
the flash memory floating gate oxide becomes so thin the gate is no longer able to hold 
charge [9].  Thus Flash memory will have trouble meeting increasing demands for low 
voltage, high speed, high retention, and high endurance operation.  Multiple technologies 
are emerging to fill this void.  Two such technologies are the magnetic tunnel junction 
(MTJ) magnetic random access memory (MRAM) based around TMR mentioned earlier, 
and single electron shut-off memory [7-9].     
Recently, non-volatile MRAM technology has favored arrays of individually 
patterned magnetic storage cells or bits where each bit comprises a magnetic thin film 
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multilayered structure.  The technology of choice for these magnetic bits has been 
anisotropic magnetoresistance (AMR) [7, 8].  In AMR, the angle the current flows 
through a ferromagnet in relation to the orientation of the magnetization generates a 
resistance proportional to cos2θ.  This effect is an order of magnitude less than GMR, 
which at first look appears ideal for MRAM applications..  GMR based devices have 
much greater resistance change than AMR, the bit construction is much simpler, the time 
to read a bit (which to first approximation is proportional to the strength of signal 
required to read it) is much quicker, and the bit can be read with a much lower signal 
(meaning it can be read nondestructively thus preventing having to rewrite the bit every 
time it is read).  However, GMR technology is not ideal for MRAM applications for the 
simple reason that ironically the device resistance is too low, due to the internal 
conducting spacers [7].  In order to properly balance an MRAM memory circuit using 
GMR technology, the GMR bits would need to be wired in series.  Creating such a circuit 
with many bits in a large array would greatly decrease the signal actually used to read any 
particular bit and addressing an individual bit would be difficult.  However, MTJ MRAM 
based around the higher resistance TMR technology (with the thin dielectric tunneling 
layer) has all the benefits of GMR based bits, but has an even higher change in resistance.  
Basically, TMR devices work on the effect that when the magnetization of the two 
ferromagnets is aligned (parallel configuration) the number of occupied energy states in 
one electrode and the number of available states in the other electron is optimized, thus 
the probability of tunneling is greatest [9].  Thus, information is stored by either the 
device being very conductive or very resistive.  When the bit is in antiparallel 
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configuration (resistive), the tunneling is between majority states in one electrode and 
minority states in the other electrode, thus the conductance (based on tunneling 
probability) is greatly reduced.  As mentioned, TMR devices are perpendicular devices 
thus have a higher potential bit density.  More importantly, because of their higher 
resistance they can be laid out with a novel cross-point circuit architecture where the 
devices are not in series with each other, but are in series with a switch so they can each 
be individually addressed.  This greatly reduces the amount of signal required to read and 
write the bit information [7].  Subsequently, there are many expected advantages of MTJ 
MRAM technology, such as unlimited read/writes, read access time of ~ 10 ns, write 
times of ~ 50 ns, high bit densities, low power (no refresh/charge pumps needed for 
erase), low voltage, non-volatile, radiation immune and a wide operating temperature [8].   
Thus MTJ MRAM has the potential capability of rivaling dynamic random access 
memory (DRAM) in density (as the current flows perpendicular through the bit vice 
parallel to it, as mentioned for hard drive technology) and static random access memory 
(SRAM) in speed (as the amount of signal needed to a read a bit is greatly reduced from 
the larger TMR effect) [7-9].  
Another upcoming memory technology to challenge flash memory is single 
electron shut-off (SESO) memory [9].  The single electron device stacks over the gate of 
the access transistor replacing the DRAM capacitor and giving a cell limited only by the 
dimensions.  SESO memory is a gain memory and stores several hundred electrons 
versus the 100,000 level in current DRAMs.  The SESO transistor is combined with a 
metal oxide semiconductor field effect transistor (MOSFET) to form a memory cell.  
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During write operation, charges are transferred from the write data line to the storage 
node through the SESO transistor.  The stored charges are read as a threshold shift of the 
MOS transistor.  The signal can be read with conventional memory circuitry.  In a SESO 
memory device, there is an ultra-thin polysilicon film that suppresses electron hopping 
between traps because electrons on the traps can ‘sense’ the Coulomb repulsion of the 
other traps preventing tunneling or hopping to the other traps (a phenomena called 
Coulomb blockade to be described later).  Thus in a SESO device, the leakage is 
significantly reduced over that of standard MOSFET technology where a primary source 
of leakage is electron hopping or tunneling from conduction band to valence band by way 
of mid-gap trap states in a thick polysilicon layer.  Additionally, SESO memory requires 
about 30% fewer processing steps than standard DRAM technology. 
  To produce all the technologies mentioned requires precise engineering skills 
and in-depth scientific knowledge.  Being able to develop and tailor device materials and 
structures to control tunneling through thin oxides in logic devices, to create ultra small 
patterned magnetic domains for GMR hard disk drives, and to write and maintain bit 
information in MTJ MRAM and SESO memory devices is an absolute necessity.  To do 
this requires the fundamental knowledge of tunneling behavior with different materials, 
knowing how devices on the nanoscale behave under a magnetic field, and applying new 
lithography techniques to different materials to increase the knowledge base for novel 
logic, hard disk and memory technologies. 
The difficulty in developing this scientific and technical knowledge base is that 
the physics at this scale is different from what industry has been used to.  In the nanoscale 
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regime (~ 10 nm – 100 nm), mesoscopic physics dominates:  too large for most quantum 
effects, but too small to be considered bulk.  As an example, the scaling laws for 
semiconductor logic devices start to break down around 80 nm line widths [3].   Other 
issues reside in materials, device fabrication, and just plain scientific knowledge.  Precise 
control on this scale is absolutely necessary to achieve an understanding and control of 
new phenomena.   
Specifically for the case of MTJ devices, the tunneling probability and TMR 
depends on the spin polarization.  How spin polarization is actually manifested is unclear.  
The tunneling probability for specific spin states of the tunneling electrons will be 
influenced by the symmetry of the electronic states in the ferromagnetic metals and the 
detailed band structure of the insulation tunnel barrier.  The symmetry of electron states 
in the ferromagnetic layers may affect how the tunnel probability depends on barrier 
thickness.  Thus, the magnitude and the spin states of the tunneling electrons could be 
influenced by the thickness of the tunnel barrier.  Additionally, how the tunneling 
probability is affected by electronic states at the insulator/ferromagnetic metal interface is 
not entirely clear nor how does the formation of a tunnel barrier of various materials 
affect the properties of the ferromagnetic metal.  These are just a few issues awaiting 
more detailed analysis. 
Section 1.2: Purpose of Research 
This research effort was undertaken to contribute to the science required to 
advance nanoscale electronics technology.  Utilizing a relatively novel lithography 
technique whereby metals are anodized with a scanning probe microscope tip [10-12], 
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lateral metal-metal oxide tunnel barrier devices were formed on Titanium (Ti) and Nickel 
(Ni).  The former has been reported by a few research groups working with Kazuhiko 
Matsumoto [13-15] and offers a base of knowledge by which to proceed to other 
materials.  Ni was studied as this is a ferromagnetic metal, and applying a novel 
lithography technique, which has never been applied to a material, would open up new 
avenues of research.  Also NiO is an antiferromagnetic material that can also be a 
semiconductor depending on processing.  Often Al-O or Al2O3 is used as the insulating 
dielectric layer in TMR devices; NiO perhaps could offer an alternative with proper study 
of its tunneling properties.   
Current-voltage (I-V) measurements were made versus magnetic field at different 
temperatures for the Ni and Ti devices to study transport phenomena such as tunneling 
and Coulomb blockade.  Results show that applying a strong magnetic field to these 
tunnel devices decreased the overall conductance by reducing the probability of higher 
order tunneling mechanisms and enhanced observed Coulomb blockade phenomena. 
To adequately discuss the results of the research three chapters of background are 
presented.  Chapter Two discusses the general length scales involved with 
nanoscale/mesoscopic devices and the physics behind Coulomb blockade phenomena.  
Chapter Three and Chapter Four discuss the theories regarding the transport 
characteristics of metal-insulator-metal (MIM) tunnel devices and zero-bias anomalies, 
respectively. Chapter Five describes the techniques used for fabricating nanoscale oxide 
barriers using scanning probe nanolithography.  The devices used for the characterization 
and reasons for their use and the detailed method of characterization are then described.  
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Experimental results and analysis are presented and compared to results of other research 
groups.  Lastly some concluding comments are provided.  As an aid to future research, 
detailed information on any areas where the author possessed primary knowledge on 




















Mesoscopic Length Scales and Coulomb Blockade 
Section 2.1: Mesoscopic Length Scales 
Following the development presented in Mesoscopic Physics and Electronics 
[16], when fabricating devices at nanometer length scales, how these length scales effect 
physical behavior is important.  Mesoscopic devices are categorized by their respective 
length, width, and height in relation to the Fermi wavelength, λF.  At zero temperature, 
electrons occupy all the states specified by the wave vector k up to the Fermi wave 
number, kF, and the Fermi wavelength is defined as, λF = 2π/kF. Thus the Fermi 
wavelength can be interpreted as the physical distance between states at zero temperature, 
thus one electron will occupy a cube of volume λF3 in three dimensions.  For a given 
volume in the reciprocal k-space, the number of k states allowed in that volume at zero 









== −−−  (1) 
As mentioned, at zero temperature, all the electrons will occupy a sphere in k-
space up to radius kF, thus the number of allowed states (thus number of electrons) will 









FkN =  (2) 
where the factor of two comes from the two electron spins.  The density would then be 
just this number divided by λF3.  This process can be done for each dimension in k-space 
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For metals, λF is on the order of a few Å in bulk, while for 2D semiconductor systems λF 
can be on the order of several hundred Å.  Mesoscopic system dimensional scales are 
defined in terms of λF as follows: 
 For a box, Lx by Ly by Lz,  
dot) (quantum system 0D                   ,,
contacts)(point  system 1D               ,
 wires)(quantum system 1D Quasi           
uctures)(heterostr system 2D              ,
films)(thin  system 2D Quasi             ,
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The first question in making a tunnel device is how does one know if all 
conduction paths through a barrier have been closed leaving only tunneling as 
mechanisms by which electrons can transport through the barrier at low applied voltages 
(V < ϕo (the barrier height)) and at low temperatures (thus eliminating thermionic 
emission).  The answer comes from the formulation by Landauer, who derived a relation 
for the conductance in a 1D wire .  
For a 1D quantum point contact connected to two electrodes at chemical 


















where vn and Tn are the velocity and transmission probability of n-th subband, E are the 
energy levels corresponding to each k value of the system and N is the occupied number 
of states.  The voltage between the ideal electrodes measured in a four-probe set-up is, 
with a reflection probability at the ideal leads of each subband Rn included (in other 
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where  is Planck’s constant, h, divided by 2π. Thus, the velocity terms in the integral 
cancel.  Assuming the voltage difference, V, between leads is much less than the Fermi 
energy, E
h
F, then Tn(E)= Tn(EF) is a constant.  Then the integral is independent of energy 
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In a two terminal measurement, the voltage and current are measured with the same 
leads, and the potential drop is not only for the scattering structure but also for contact 
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  (11) 
Thus conductance for a point contact is quantized in steps of 2e2/h.  The quantum 
resistance RQ is the inverse of this value and is equivalent to 12.9 kΩ. 
 For the creation of tunnel barriers, if one treats a junction between two electrodes 
as multiple parallel paths, as these paths are constrained to less than the width of the 
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Fermi wavelength, the conductance of the overall junction will drop in steps of 2e2/h.  As 
the last path is closed, and the conductance drops below 2e2/h there are no conduction 
paths left and the barrier becomes a tunnel barrier.  Thus for a tunnel barrier, the 
resistance in a barrier needs to be greater than  RQ.  To ensure a large enough resistance, a 
common rule of thumb is to ensure barriers resistance exceed h/e2, thus RQ is also often 
defined in literature as 25.8 kΩ.  When fabricating tunnel barriers, increasing the barrier 
thickness, increases scattering and placing several in series will increase resistance 
beyond RQ.  This will subsequently reduce any measured current requiring higher fidelity 
apparatus for measurements.  Quantum resistance is not to be confused with standard 
series resistance in a standard material.  One can have a highly scattering material with R 
>> RQ, but this does not mean the device is tunneling.  The flow of electrons is impeded 
by scattering centers requiring higher fields (voltage) to generate a current, and the 
current will be linear versus voltage (that is ohmic).  The best way to verify that a device 
is tunneling is to measure its I-V characteristics before and after a barrier is formed.  If 
the resistance jumps from less than a few kΩ to above RQ when the barrier is made and a 
parabolic conductance is exhibited (see Chapter Three on Simmons’ MIM tunneling 
theory) then there is good probability that the barrier is indeed tunneling. 
Section 2.2: Coulomb Blockade and Conductance Oscillations [17] 
 If one fabricates a device on the nanoscale with two tunnel junctions creating a 
central island an interesting effect known as Coulomb blockade arises from the inherent 
quantization of electric charge.  Capacitance is defined as C = Q/V, where Q is the 
electric charge on some structure, be it parallel plates, a sphere, or an island.  The 








∫ ∫ ∫ ====   (12) 
Thus an electron can be added to a structure with n electrons already on it by an external 















U extext   (13) 
This equation is satisfied when )
2







VneQ extext .  Starting 




±= there will be a step in the current as an 
electron is allowed to overcome the Coulomb repulsion and transport onto the device 
structure (in the case of tunnel barriers, by tunneling onto the device).  Thereafter, every 
e/C increase in voltage will result in another step in current, creating what is known as a 
Coulomb blockade staircase, and will create a spike in conductance, creating what is 
known as Coulomb conductance oscillations.  If C is small enough (below 1 femptofarad 
(fF)), this effect is observable with reasonable voltages.  These small capacitances are 
achievable using present nanolithography and materials growth techniques, where 
capacitances as small as in the attofarad (aF) range have been achieved.  At higher 
temperatures, thermal activation (~e-Ec/2kT) over the barrier will begin to ‘wash-out’ the 
steps in the I-V curves and the conductance peaks in the dI/dV curves.  Besides having a 
low capacitance the thermal energy, kT, needs to be much less than e2/2C in order to 
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observe the phenomena.  However, for 10 aF, T is 92.8 K, thus a standard liquid He 
chamber which a low temperature of ~ 2 K could easily satisfy the temperature criteria 
for a small enough capacitance. 
 When fabricating devices on the nanoscale, another energy value to be aware of is 
the quantized energy levels of a particular geometry.  The quantized energy levels for a 















































ππh  (14) 
Capacitance is, in general, proportional to the size (length) of a device, for example a 
sphere has a capacitance of 4πε0r, thus C ~ L. Therefore the charging energy in electron 
volts goes as e2/4πε0r.  For L large (>> λF), the Coulomb repulsion energy is much 
greater than the quantization energies.  However, as L becomes small, on the order of λF 
or smaller, the quantized energy steps of the structure become larger and more important 
than the Coulomb repulsion energy.  Crossover occurs at ~ BF aλ , where aB is the Bohr 
radius (0.53 Å).  For example, for an island on the order of 10 nm, 


































Coulomb blockade devices are usually fabricated as two tunnel junctions creating 
a central island.  The capacitance of the device is then Ctotal = CS + Cisland + CD.  Often a 
third terminal is added to these double barrier Coulomb blockade devices connected to a 
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voltage through a very thick tunneling barrier so that the voltage can only capacitively 
couple to the main device.  In this manner the third terminal acts as a gate (with 
capacitance CG) on the device.  Now the total capacitance is equal to 
 (see Fig. 1). DislandGStotal CCCCC +++=
The advantage of using a gate is that a small bias can be placed across the source 
and drain  leads without greatly upsetting thermal equilibrium and keeping the device in 
the Coulomb blockade regime.  The gate voltage can then be used to control current flow 
by raising and lowering the energy of the device.  At each e/Cgate step in gate voltage 
there will be a subsequent peak in the source-drain current (left and right leads going 
through the double barrier).  In this manner, if the source-drain were biased very close to 
(n + ½)e/Ctotal a very small charge on the gate can cause a large spike in source drain 
current, resulting in huge effective gain.  This three terminal Coulomb blockade device is 
called a single electron transistor and there are active areas of research and development 
in industry to utilize these devices to detect very small charges, down to a single electron, 
for highly accurate electrometers. 
Up to this point, Coulomb blockade has only been treated classically, with the 
effect arising from the inherent quantization of charge.  The charging of the island 
resulting in the Coulomb blockade occurs via first order tunneling.  In this limit, at zero 
temperature, conductance goes completely to zero when the device has been Coulomb 
blockaded.  However, Coulomb blockade only suppresses the sequential tunneling of 
charge where the process of electron transport through the device involves a real state in 
which the charge of the device changes by one-electron charge that raises the energy 
 19 
level above the Fermi values of the leads.  In actuality, when a device is Coulomb 
blockaded, there will still be current from higher orders of tunneling involving two 
electrons, such as inelastic and elastic cotunneling and Kondo tunneling (tunneling via 
Kondo effect) which are described below.  Even though these processes are of second 
order (or higher), they can become the dominant transport mechanism for single electron 
transistors in the Coulomb blockade regime. 
Inelastic cotunneling occurs when the electron entering the device occupies a state 
different than a second electron, which is leaving the device, thus creating an electron-
hole excitation on the device [18, 19] (see Fig. 2).  The necessary conditions for this 
process to dominate is that the device be Coulomb blockaded and there be enough 
thermal or potential energy from an applied voltage to create the electron hole pair.  In 
order for this to occur, the temperature needs to be less than the thermal energy needed to 







hGETk CinelasticB    (16) 
At lower temperatures and voltages, elastic cotunneling becomes dominant [18-
21].  In this process the electron coming onto the device occupies the exact same state as 
the electron leaving the device.  In essence, the electron can be viewed as one-single 
electron doing the tunneling as there are no excitations left on the island.  This process is 
a factor 1/nEC, where n is the density of states of the device, smaller than inelastic 
tunneling.  For larger (not quantized) metallic devices, this process is not significant 
compared to inelastic cotunneling.  For quantized devices with a limited number of states 
 20 
(as in a single-level quantum dots) this process is the dominant tunneling mechanism in 




eVTk CelasticB <<,   (17) 
 Another possible tunneling mechanism is the third order tunneling resulting from 
Kondo scattering.  As will be described in the chapter on the Appelbaum-Anderson 
model, Kondo scattering occurs when an electron is forward scattered by a localized 
magnetic state through a spin exchange interaction.  These localized states become 
present for tunneling through quantum dots when the top level is unfilled, thus the 
quantum dot is spin degenerate and acts as the localized moment.  Kondo scattering 
occurs at temperatures and voltages in quantum dots exponentially smaller than elastic or 
inelastic tunneling due to a negative exponential dependence on Ec/n and e2/hG in the 
probability of this effect occurring. 
 The devices for this research effort used metallic islands much greater in 
dimension than the Fermi wavelength.  In addition, the lowest temperature at which the 
devices were characterized was ~ 2 K, and I-V characterization went to several volts.  
These factors thus preclude elastic or Kondo tunneling as being the dominant effect 
beyond Coulomb blockade.  Thus, detailed discussion of second order tunneling 
processes will be limited to inelastic cotunneling.   
Section 2.3: Inelastic Tunneling For Double Barrier Devices 
 Following the development of Averin and Nazarov [18], for the three terminal 
single electron transistor, the charge on the island is defined by all three voltage sources 
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(for consistency the left electrode shall be the source electrode and labeled as electrode 1 
with voltage V1 and the tunnel junction between it and the island with it shall be tunnel 
junction 1 with capacitance C1.  Likewise, the right electrode in figures is the drain and 
will be referred to with a 2 as will the junction to the drain electrode), 
Q = -(CGVG + C1V1 + C2V2) = ne (18) 
When the island charge is changed from n to n+1 by an electron tunneling onto the island 















QenU −+=−−−+=∆  (19) 
The energy change associated with tunneling in the first and second junctions is then the 































  (20) 
Using the Fermi Golden Rule to calculate the transition rates, Γ, from initial energy state, 
















letting T1 and T2 denote the tunneling matrices for the first and second junction.  
Referencing Figure 2, if the electron leaving lead1 leaves the energy state with energy Ea 
and tunnels to the higher energy state, Eb, on the island, and if the electron leaving the 
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island, leaves a state Ec and goes onto state Ed on lead2, then one can sum the amplitudes 




































h     (22) 
The above equation has utilized the fact that the absolute value of the tunneling matrices 











=   (23) 
where n0 and ni are the densities of states of the central island and the leads at the Fermi 

















h  (24) 
For non-zero temperatures, but for eV << E1, E2 (which are close to the Fermi level 
which for metals is on the order of several volts), and utilizing f(-E)=1-f(E), the transition 




















h   (25) 
Relating the forward and backward tunneling rates by and 
that the current is related to the forward and backward tunneling rates by 
)()/exp()( VTkeVV B Γ−=−Γ
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)]()([)( VVeVI −Γ−Γ= , Averin and Nazarov obtain an expression for inelastic tunneling 

















h    (26) 
Thus, a linear and cubic term dependent current expression for inelastic tunneling current 
















Chapter Three                                                                            
Simmons’ Theory for Tunneling in Metal-Insulator-Metal Barriers 
 In 1963, John G. Simmons developed a generalized mathematical formula for the 
tunneling of electrons through a thin insulating film between two electrodes, a metal-
insulator-metal (MIM) device [22].  Utilizing the Wentzel-Kramers-Brillouin (WKB) 
approximation, he was able to develop his formula for tunneling through a rectangular 
barrier with and without image force lowering.  Later in 1964 he expanded his theory to 
incorporate thermal effects [23]. 
 Tunneling is an inherently quantum mechanical process [24].  The physical basis 
for tunneling through a thin barrier is the smooth behavior of the probability density 
Ψ∗Ψ across the metal-insulator interface.   The reason for this is the exponential decay of 
the wavefunction for an electron at the Fermi energy.  As the wavefunction enters the 
barrier the amplitude decays as exp(-κx) where where x is the 
distance into vacuum or the insulator (in which case φ  and m must be adjusted 
accordingly).  The rate of tunneling through the barrier is dominated by this exponential 
decay where the potential energy V(x) exceeds the kinetic energy E
2/12/12 )/2( φκ hm≅
x.  According to the 
WKB approximation the probability D(Ex) that an electron can penetrate a potential 
barrier of height V(x) is given by,  








































ED π   (30) 
where s1 and s2 are the turnaround points (each edge of the barrier at the Fermi level), m* 
is the effective mass in the barrier and Ex is the kinetic energy m*vx2/2.  Continuing with 
Simmons’ procedure, the number N1of electrons tunneling from lead1 to lead2 through the 









1)()(  (31) 
where Em is the maximum energy of the electrons in the electrode and n(vx)dvx is the 
number of electrons per unit volume with velocity between vx and vx + dvx.  With an 
isotropic velocity distribution, the number of electrons per unit volume is given by, 
zyxzyx dvdvdvEfhmdvdvdvvn )()/*2()(
34=  (32) 









mvn π   (33) 
in polar coordinates where, 
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)( ζ   (40) 
With V(x) = η + ϕ(x), where η is the Fermi energy level, assume the width of the 
barrier, ∆s, is relatively constant in the range between the kinetic energy of the particle 
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sfdxxf β   (42) 
where β is a correction factor for the approximation used as a measure of how much the 
function differs from its average value over the width of the barrier.  β is defined in 
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f   (44) 
where ∆s = s2 – s1.  The second term in β is generally much less than 1, thus β ~ 1.  This 
leads to 
]))((exp[)( 2/1xx ExAED −+−≈ ϕη   (45) 
where )(xϕ is the mean barrier height above the Fermi level (using the function average 
definition above).  A is defined by, 
2/1*)2(4 m
h
sA ∆= πβ .  (46) 















































































































*4   (49) 
Performing the integration, one obtains for ,current density flowing through a generalized 
barrier: 






  (51) 
This is known as the Simmons’ tunneling equation and can be interpreted as a current 
density ))exp((
2/1
ϕϕ AJ o − flowing from electrode one to electrode two and a current 
density ])(exp[)( 2/1eVAeVJ o +−+ ϕϕ flowing in the opposite direction yielding J as the 
net current density. 
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 At moderate voltages where eV < ϕ (the barrier height), and letting ∆s = s, the 
average barrier height, )
2




































































  (52) 
which at relatively low voltages reduces to a linear and cubic term at the lowest orders: 
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and thus again parabolic conductance behavior is an indicator of tunneling. 
 Simmons subsequently incorporated image force lowering on the rectangular 
barrier by utilizing a parabolic approximation for the image force induced reshaping of 










λϕϕ   (57) 
where ϕο is the unlowered barrier height above the Fermi level, s is as defined before, 
and  λ = e2 ln2/8πεs.  Utilizing the average function value equation (44) and solving the 










λϕ .  (58) 
Simmons found an analytic solution can be obtained for eV < ϕο with the following 






















Then one obtains for the image force lowered barrier, ϕI, 











































    (60) 
Thus for an image force lowered barrier: 
{ }2/12/1 )(exp()()exp( eVAeVAJJ IIIIo +−+−−= ϕϕϕϕ   (61) 
where for β = 1, 
22 hs
eJ o π
=  and 2/1*)2(4 m
h
sA π= .  (62) 
Expanding the constants, expressing J in A/cm2, ϕο in V, and s, s1 and s2 in Å units, and 
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  (65) 
 With the area of a MIM tunnel junction and knowledge about the dielectric 
constant of the insulator, the barrier thickness, and expected barrier height, one can plot a 
curve of current versus voltage based on Simmons’ tunneling equations. 
 The equations developed so far for MIM tunneling only take the applied voltage 
into account and neglect thermal effects (thus are for T = 0 K).  To develop a general 
thermal dependence [23], Simmons assumed only electrons close to the Fermi level 
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Incorporating temperature dependence of the Fermi-Dirac distribution functions into the 



























































where Em is the energy at the barrier maximum, which for normal metals and insulators is 





















ππ  (68) 
where 
2/1
2/ ϕAB = , and again 2/1*)2(4 m
h
sA ∆= πβ .  At T = 0 K, this reduces to, 













  (69) 
Comparing to equation (5) obtained from the zero temperature case, one see that the only 
difference is the multiplier of the second term in the brackets which should be )( eV+ϕ .  
This is a result of the approximations made, thus based on Simmons’ development, we 









































Chapter Four                                                                             
Zero-Bias Tunneling Anomalies: Appelbaum-Anderson Model 
Section 4.1: Overview 
In 1933, an anomalous low-temperature resistivity increase not explained by 
theory was observed in alloy metals by W. J. de Haas, J. de Boer, and G.J. Van den Berg 
[25].  For the next several decades, anomalous resistivity/conductivity at low-
temperatures in metals containing dilute magnetic alloys attracted much interest [26].  
Starting in the 1960s, with advancing technologies and the ability to create tunneling 
barriers, Hall, Racette, and Ehreneich [27] found a dip in conductance (a peak in 
resistance) in III-V p-n tunnel junctions centered at zero bias whose magnitude depended 
on dopant concentration, dopant type, temperature and semiconductor used.  Logan and 
Rowell in 1964 [28], studying Si and Ge p-n tunnel junctions, found a conductance peak 
for high dopant concentrations and a conductance dip for low dopant concentrations.  
They empirically determined that the conductance peaks varied as - ln [(kT+|eV|)/E0].  
Also that year, Wyatt found that the effect also occurred in metal tunnel junctions 
separated by oxide barriers [29].  Wyatt found peaks in the conductance that behaved 
empirically the same as Logan and Rowell’s peaks.  Subsequently, there were many more 
discoveries of anomalous conductance peaks and dips in metal-metal oxide tunnel 
systems of various materials.  
 The first theoretical treatment of these anomalous behaviors was by J. Kondo in 
1964 [30, 31].  A minimum in the temperature dependence of the resistivity of Au-Fe, 
Rh-Re etc. dilute magnetic alloys was explained by calculating the s-d scattering of the 
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conduction electrons by the localized magnetic impurities.  This third-order contribution 
to the scattering rate, thus resistance, was determined to be proportional to – ln T, an 
increasing contribution at low temperatures.  Since then, the resultant strong scattering of 
electrons at the Fermi energy by isolated magnetic moments has been known as the 
Kondo effect, or Kondo scattering.  This effect has been studied and observed for many 
physical systems such as dilute metallic alloys with magnetic features and tailored 
mesoscopic systems, such a quantum point contacts and quantum dots, where the d-levels 
in the magnetic impurities are mimicked by the degenerate states of the quantized system 
[26, 27].    
 Kondo’s theoretical treatment was adopted in 1966 and further refined in 1967 by 
Joel Appelbaum [33, 34] to treat the case of near zero-bias tunneling anomalies.  This 
followed a suggestion by P.W. Anderson that magnetic scattering in the oxide barrier 
may be important.  Based on this, Appelbaum postulated that in junctions showing zero-
bias anomalies, magnetic impurities were the source of magnetic moments originating 
from unpaired d-electrons of an isolated atom or ion located just inside the barrier near 
the metal-metal oxide interface.  According to Appelbaum’s theory, the conductance 
around zero-bias is expressed as a sum of three main contributions, which will be derived 
in detail below.   
In brief, as seen in Figure 3, the first contribution comes from the electrons that 
tunnel through the barrier without interaction or that scatter from the impurity without 
any spin exchange. The second contribution takes into account spin exchange between 
the electrons and magnetic impurities and provides a magnetic field (H) dependent term 
that is independent of voltage in zero magnetic field.  This contribution can be 
experimentally observed as splitting of the conductance peak into two peaks with each 
peak in the conductance at eV = +/- gµΒH (thus the two peaks are separated by 2 gµΒH) 
which represents the threshold for exciting a Zeeman transition of the magnetic moment.  
Here g is the splitting factor (~ 2 for electrons) and µΒ is the Bohr magneton 
.  Shen and Rowell first experimentally observed this 
effect in 1967 and 1968 [31].  The third contribution comes from electrons that are 
scattered by s-d exchange interaction of the electron spin with the localized magnetic 
states near the interface. This interaction can either forward scatter the electrons across 
the barrier (giving a conductance peak) or the electrons are scattered back into the source 
electrode (resulting in a conductance dip), depending on the relative spin alignment of the 
impurity and tunneling electron.  This contribution gives rise to the anomalous 
logarithmic behavior of the conductance at low temperature and near zero-bias, G
)/1079.52/( 5 TeVxmeB
−== hµ
3 ~  - ln 
[(kT+|eV|)/E0] and is in essence the same physical effect as the Kondo effect.  This 
process is often referred to simply as a Kondo tunneling process.  Schrieffer and Wolf 
[35], found that the Hamiltonian developed by Anderson (who assisted Appelbaum in 
this theory) for a localized magnetic moment in a dilute magnetic alloy is equivalent in 
the limit of small s-d interactions as to the Kondo Hamiltonian and that both possess the 
same low temperature anomalies.  The difference arises in that Anderson disregards the 
exchange interaction giving rise to spin-flip scattering processes that Appelbaum 
ultimately does include in his theory. 
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Section 4.2: Detailed Development of the Appelbaum-Anderson Model [34] 
 The Anderson-Appelbaum model describes an assisted tunneling process and was 
theoretically treated using the transfer Hamiltonian approach (extended by Bardeen to 












































∫    (72) 
where Ho represents one electron interactions and HI two electron interactions.  The states 
of interest are the conduction electron states on sides ‘a’ (left) and ‘b’ (right) of the tunnel 
junction, represented by ϕkσa(x) and ϕkσb(x), with wavevector (momentum) k and spin σ 
and with destruction operators akσ and bkσ to destroy the electron on the respective sides.  
Assuming one localized electron confined to a region near the metal-metal oxide 
interface (a valid assumption as long as the spacing between localized magnetic 
impurities is much greater than the lattice spacing) with a destruction operator dσ that 

















kk  (73) 
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Putting this into the Hamiltonian, Appelbaum obtained a Hamiltonian grouped into those 
describing the electrode separately from those describing transfer and interaction: 
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.   (74) 7654321 HHHHHHHH ++++++=













k bbaaH **1  (75) 




































describes traditional tunneling from one side to the other with the probability determined 
by the tunneling matrix element .  The latter two terms describe the overlap of the 
localized d states with the conduction electrons on the ‘a’ and ‘b’ sides. The first terms 
involving interaction with the localized state are H
'kkT











































In H5, the process described is for when the electron in the left hand metal interacts with 
the localized moment and the electron’s spin projection is changed (while remaining in 
the left electrode).  This is a spin-flip scattering event between the local moment and an 
electron near the electrode-barrier interface.  H7 represents the case for when the electron 
interacts with the localized moment and is simultaneously transferred through the barrier; 
in other words, a spin-flip tunneling process.  In this process, the electron can tunnel 
through the barrier and appear with opposite spin on the other side and the localized 
moment can have its spin projection flipped. 
 Recasting the Hamiltonian with raising and lowering operators, S+ and S-, and 
dividing into three parts: a tunneling Hamiltonian, HT, for terms moving the electron 
across the barrier, an interaction Hamiltonian, HI, for electrons that stay on the same side 
of the barrier but their momentums or spin projections are changed through interaction 
with the localized state, and a self-energy Hamiltonian, H0, which contains the energy of 
the electrons themselves (as in H1) and the magnetic energy of the localized moment.  
Appelbaum obtains the following Hamiltonian for a system in a magnetic field H with 




























































































If one assumes an H field in the z direction, then the last term of H0 becomes ∆Sz, where 
∆ is the Zeeman splitting of the localized spin, g|µB|H.  In HT the terms involving TJ 
describe spin-flip tunneling; those involving T and Ta, describe direct tunneling not 
involving the localized impurity (T) or scattering from the impurity without spin 
exchange (Ta).  The interaction Hamiltonian, HI, is the second-quantization of the s-d 























where i and Ei represents a conduction electron-localized spin state and its energy, 








































































































































































































































where ρa(εF) and ρb(εF) are the density of electron states on each side of the junction, Na 
is the number of non-interacting localized magnetic impurities, <M> is the average 
magnetization of the localized spins, ∆ is as defined before, and kB is the Boltzman 
constant.  G1  proportional (~) to (T+Ta)2 describes direct tunneling (or tunneling with no 
spin exchange), G2 ~ TJ2, describes magnetic field dependent spin-flip tunneling, and G3 ~ 
TJ2J.,which at zero magnetic fields is ~ -ln[(|eV|+nkT)/E0], gives rise to the zero-bias 
Kondo tunneling anomalies (tunneling assisted by s-d exchange resulting in forward or 
backward Kondo scattering across the barrier).  Appelbaum included multiple localized 
moments with the result that every term with a TJ or J is multiplied by Na (as would be 
expected). 
 The magnetic field dependence of G2 has been observed [31] and the splitting of 
the peaks with a width of 2gµΒH is physically understood as the tunneling electrons 
exchanging spin with the localized moment, requiring at least gµΒH of energy.  Thus if 
every electron flipped its spin, then G2 should go to 0 when |eV| < gµΒH.  However, only 
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S/S(S+1) of electrons will spin-flip in this manner, thus the maximum amount will be for 
S=1/2.  At zero temperature up to 2/3 of electrons will not tunnel due to spin-flip effects 
when |eV| < gµΒH (thus G2 is reduced to a third of its zero magnetic field level).   
Experimental evidence has shown that the Appelbaum-Anderson model is quite 
accurate for tunnel junctions that exhibit a zero-bias conduction peak or dip that is small 
in comparison ( ~ 10 % or less) to the entire conductance.  In addition, experimental 
evidence has shown at high magnetic fields the spin-flip tunneling process is the 















Chapter Five                                                                             
Scanning Probe Nanolithography By Anodic Oxidation 
Section 5.1: Overview 
 In 1990, J. A. Dagata and associates reported that they were able to oxidize 
hydrogen-passivated silicon (Si) (111) surfaces with 200 nm line widths 1-20 nm deep 
using a scanning tunneling microscope (STM) [10].  Dagata and other researchers [10-15, 
39-42] found that with a conductive scanning probe microscope tip and a conductive 
stage on which the Si wafer was mounted in an atmosphere of some ambient humidity or 
in oxygen gas (in the case of an STM), a voltage on the order of a few volts applied either 
to the tip or stage would form SiO2 underneath where the scanning probe tip was located.  
The thickness and width of this oxide was found to depend on: write speed; voltage; 
whether the bias was pulsed or DC; the use of p- or n- type wafers; and ambient 
humidity.  In an ambient humid environment, a meniscus of water several nanometers 
thick forms on surfaces. When the tip is negatively biased with regards to the Si, the bias 
disassociates the water into H+ and OH- ions and present oxygen into free O+ and O- 
radicals (see Fig. 4).  The hydroxide/oxide ions are driven by the field through any 
present surface oxide where they combine via an electrochemical reaction with the 
passivated Si at the Si/SiO2 interface.  For Dagata and the other research groups, 
passivation was accomplished by dipping Si wafers in a dilute hydrogen fluoride (HF) 
solution after a standard RCA (named after Radio Corporation of America) clean 
(bathing wafers in a hydrogen peroxide ammonium hydroxide mix which cleans off 
insoluble organic materials, followed by a dip in dilute HF to clean off a thin oxide layer 
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formed in the first step, followed by a bath in hydrogen peroxide in hydrochloric acid to 
remove ionic and heavy metal atoms) or other clean.  The HF dip removes any remaining 
SiO2 layer formed during the RCA clean and the surface is left with a passivated surface 
of Si-H bonds.  The reaction is: 2H2O + 2Si:H + 2O2 → 2OH- + 2Si+ + 2O2- + 2H- + 2O2+ 
+ 2H+→ 2SiO2 + 2H2O + H2.  The remaining hydrogen either combines with oxygen to 
form water from the present electric field or dissipates on its own. 
 Typical parameters for the anodization of Si using this process are to follow the 
wafer cleaning step with a 1 – 25% HF dip, use tip voltages in the range of -2 – -25 V (-2 
to -10 V most common), write speeds of 0.1 µm/s -100 µm/s,  and use conducting tips 
such as Ti coated Si3N4, heavily doped silicide tips (e.g. Ni-silicide), PtIr coated Si-tips 
(used normally for scanning capacitance microscopy (SCM), or Co coated tips (used for 
magnetic force microscopy (MFM)).  If done using an atomic force microscope (AFM), 
the process is usually done in a clean room, which normally has a 30 – 40% ambient 
humidity.  Using these values, line widths for anodization of Si:H range from 10 – 100 
nm with a thickness of 1 – 10 nm. 
 As might be suspected, scanning probe microscope based anodization is not 
limited to hydrogen passivated silicon.  Hiroyuki Sugimura and associates [12] first 
oxidized titanium by this method, and Kazuhiko Matsumoto’s group has as well [13].  
Additionally, niobium (Nb) [43], aluminum (Al) [11], and gallium and aluminum gallium 
aresenides (GaAs/AlGaAs) [44, 45] have all been anodized with scanning probe 
lithography.  The line widths generated for each material differs as their oxidation 
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potentials differ, but still fall in the tens of nanometers range for width and single 
nanometers for depth. 
 For this research effort, to fabricate tunnel barrier devices using this method and 
to expand to other materials, an incremental process was used to develop the techniques 
and determine the parameters necessary to perform nanolithography with the equipment 
utilized.  For this work, a Digital Instruments (now part of Veeco Instruments) 3000 
atomic force microscope with Nanoscope IIIa controller [46] (see Fig. 5) was used for the 
nanolithography.  The control software for this AFM includes an option to apply a bias to 
the tip (the plate on which the wafer or sample sits is then connected to ground) through 
its Ana2 channel (analog channel 2).  The control software provided a bias up to +/- 15 V 
DC on this channel when activated. To achieve higher voltages, a battery and rheostat 
control switch was connected through a Digital Instruments breakout box, which had a 
direct connection to the circuit applying the voltage to the tip.  The Digital Instruments 
control software also allowed programming of the movement of the tip.  In this manner, 
voltages, write speed, and pattern of the oxide could be controlled. 
Section 5.2: AFM Nanolithography of Silicon 
 The first step in this process was to acquire the ability to produce oxide lines on 
silicon.  The most difficult part in this process was learning the software and controls for 
the Digital Instruments AFM.  This is especially true when there are software upgrades 
which change syntax and location of the controls to turn on and off the ability to control 
voltage on Ana2 (referred to as aoana2 or lsana2 in the lithography software depending 
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on version).  The latest version used of the Windows 3.1 driven software (4.43r1) also 
required the input attenuation to be turned off. 
Obtaining AFM tips well suited to this application also involved trial and error.  
Cr tips were initially used and worked, but they were no longer sold.  PtIr SCM and Ni-
silicide tips both worked for nanooxidation.  The PtIr tips worked best and were used 
most for this research effort.  However, for even the PtIr tips, the performance varied 
from tip to tip, even for those fabricated from the same wafer.   
 Once the software and tip requirements for oxidation were met, the process for 
performing the actual nanolithography was straightforward.  First n-type (100) Si wafers 
were cleaned using a self-made Piranha etch; a 2:1 mixture of sulfuric acid (H2SO4) and 
hydrogen peroxide (H2O2) for a period of 10 minutes to clean off insoluble organics.  
Then the wafers were dipped in a 25% HF bath for two minutes to remove any oxide and 
to hydrogen passivate the surface, then blown dry with N2.  The wafers were then placed 
on the AFM sample plate and held down with vacuum.  The ambient humidity in the 
clean room was monitored over several weeks and found to maintain a relatively constant 
humidity of 35% +/- 1%.  Therefore, humidity was not a variable in developing the 
nanolithography parameters. 
 Using the AFM control software, several diamond/box shapes were drawn to 
develop the writing process (all lithography programs are included in Appendix A).  A 
pattern of lines at increasing write speeds was then drawn.  Found was that at a bias of - 8 
V at 0.5 µm/s, the line widths were approximately 80 nm.  At - 6 V at 10 µm/s, the 
thickness of the lines was reduced to 50 nm (see Fig. 6).  Thus, the ability to perform 
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AFM nanolithography on Si was accomplished and a well formed UT with 80 nm line 
width was drawn (see Fig. 7). 
Section 5.3: AFM Nanolithography of Titanium and Nickel 
 Once AFM nanolithography on silicon was achieved, lines of TiO2 were created.  
30 – 50 Å of Ti was electron beam (e-beam) deposited with a CHA Industries (company 
named after Carl Hermann and Associates) e-beam evaporator on 1000 Å of SiO2 
thermally grown by dry oxidation at 1100 oC on n-type Si (100) wafers.  How to connect 
the top Ti conducting layer to ground was the next difficult step to determine.  Open 
literature does not report the details on how this step is accomplished.  Probe leads were 
tried, but they tended to either scratch through the thin metal or conduction was so low 
across the wafer that oxidation was not achieved.  Also, the probe leads interfered with 
the operation of the AFM probe head.  Copper (Cu) tape was tried as was silver (Ag) 
conducting paint along the edge.  Again conductance across the wafer to the contact point 
was too low for oxidation.  In the case of the tape, the adhesive prevented contact.  
Additionally, coating the entire backside with Al in the e-beam evaporation chamber in 
an attempt to also coat the sides and then etching off with Al etch after oxidation did not 
work as the top never did make a good contact with ground.  The successful method 
discovered and which was used for all the lithography for this research, wrapped the 
wafer in aluminum foil (leaving the area to be oxidized open) and used Ag conducting 
paint from GC Electronics to ensure a good contact between the top surface and the foil.  
In addition, Teflon tape was used to secure the foil to a metal block which was then 
vacuum mounted to the sample stage of the AFM.  This method also had the advantage of 
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being easy to apply and remove without any metal etchants being required (methanol was 
employed to clean off the Ag paint). 
After the sample was mounted in the AFM as described, box patterns were once 
again drawn to see if oxidation of Ti could be accomplished.  Indeed, TiO2 lines were 
drawn, requiring a bit more voltage and slower write speed than with Si.  Line widths 
from 25 nm up to 110 nm were drawn with voltages ranging from - 9 V at .05 µm/s and -
10 V at 0.1 µm/s creating 25 – 30 nm line widths and - 12 V at .05 µm/s creating over 
100 nm line widths, as demonstrated in Figure 8.  Due to the lack of uniformity in the 
deposition and oxidation process and proximity to the grounding contact, oxidation was 
found to vary across the sample surface.  Again a UT was drawn with 90 nm lines to 
mark success (see Fig. 9).  The electrochemical process for the anodization of Ti is:  Ti + 
2H2O → Ti4+ + 4e- + 2OH- + 2H+ → TiO2 + 2H2.   
Once the nanooxidation process was established for Si and Ti, new materials were 
considered.  To date there had been no studies performed on AFM oxidized tunnel 
devices fabricated with ferromagnetic materials.  In addition, most TMR devices utilize 
non-magnetic metal oxides for the tunnel barrier.  As the industry could perhaps use an 
oxide with magnetic properties to save process steps, Ni was chosen as its oxide is 
generally antiferromagnetic, but can also assume other properties depending on 
preparation.  Ni was thus obtained and oxidation studied.  For these Ni samples, the metal 
was patterned in the device structure to eventually be used for the tunnel barrier devices 
so parallel development of the optical lithography steps and nanolithography steps could 
be conducted.  The devices for this study were formed in a three step process.  First the 
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metal to be oxidized is deposited on the oxide, thus 80 - 90 Å of Ni was e-beam deposited 
on the SiO2 layer, in an optical lithography defined pattern.  The pattern consists of three 
10 µm x 10 µm pads connected in a T-structure with 1 µm lines (see Fig. 10).   Then ~ 
500 Å of Al is e-beam evaporated in a pattern of 50 µm wide lines that go from the 10 
µm pads to 100 µm wide lines that stretch to the edge of the sample.  These leads are 
connected to the Al foil for anodization and also serve as the probe and packaging leads 
for device characterization, as shown in Figure 11.  The final step in device fabrication is 
to oxidize the internal T-junction with a pattern to confine transporting electrons through 
defined oxide structures.   
For the purposes of establishing the ability to oxidize Ni, some simple patterns 
were first drawn in the T-junction.  Due to the lower oxidation state of Ni (0.25 V) versus 
Ti (1.63 V), Ni oxidation depended much more on the surface conditions and wear of the 
AFM tip, thus would produce patterns in agreement with what was programmed into the 
AFM control software at about half the rate of Ti.  The electrochemical reaction for Ni 
anodization is: Ni + H2O → Ni+ + OH- + H++ e- → NiO + H2.  Tips normally wear from 
being dragged across the surface during AFM imaging.  Performing oxidation increases 
this wear as the tip too can build up oxide material.  Often an AC pulse or positive 
voltage after writing is used to ‘discharge’ the oxide from the tip.  A double “X” pattern 
was drawn on 85 Å Ni at - 7 V, 0.3 µm/s that resulted in a very apparent oxide with 200 – 
300 nm line widths and thickness going over 10 nm (see Fig. 12 (a)).  The oxidation of Ni 
via scanning probe lithography has yet to be reported in the open literature.  The lines are 
quite clumped with oxidized islands of Ni.  Subsequently, a - 6 V, 1 µm/s write of a 
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single “X” created an even more clumped “X” shape (Fig. 12 (b)).  Using a lesser 
voltage, an “X” was attempted at a - 4 V bias at 0.5 µm/s, but resulted in a carrot “^” 
shape (Fig. 12 (c)).  However, the line was much more clear with no clumping or 
“islands”, the line width was approximately 300 nm. 
What was obvious was that oxidation of Ni was more difficult to control.  As 
some of the roughness of the Ni may be from the thin amount of Ni deposited on the 
oxide and oxide build up on tips can cause rough oxidation, lines were drawn on one 
sample with 159 Å of Ni deposited on 2400 Å of wet-oxidation grown SiO2.  This was 
accomplished using a -10 V amplitude square wave pulse from an Hewlett Packard 
3314A Function Generator operating at 10 Hz.  Three samples from this effort are shown 
with line widths from 85 nm to 150 nm at write speeds from 0.02 to 0.04 µm/s (see Fig. 
13).  The lines did not show as much clumping, but were much wider due to the slow 
write speeds needed to instigate oxidation (when write speeds were quicker no oxidation 
occurred when the bias was pulsed). 
The Ti lithography process was also further refined through use of the actual 
device metal “T” pattern.  Again simple tunnel barrier lines were drawn, this time on 220 
Å of Ti on 2400 Å SiO2 wet-oxide, to ensure that nanolithography could be done on the 
photolithographically defined device layer.  Four samples are shown where the barrier 
lines were each written using a 10 Hz pulse at 0.1 µm/sec at - 7 V for two of the samples, 
- 8 V for the third sample, and - 9 V for the fourth.  Resultant line widths ranged from 80 
– 150 nm (see Fig. 14). 
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From these studies, the parameters for Ti and Ni oxidation were determined to be 
in the - 4 – -15 V range with write rates in the range of 0.1 to 1.0 µm/s in order to 
generate a measurable oxide.  For device fabrication, the difficulty lies in obtaining 
visible oxidation, controlling the pattern and still having thin enough barriers to allow 
tunneling.  Due to these limitations, the yield of this AFM nanooxidation process in 
producing useful devices was approximately 5%.  The description of the actual fabricated 

















Device Fabrication and Characterization 
Section 6.1: Choice of Devices for Study 
Single electron transistors (SET’s) featuring Coulomb blockade effects and 
ferromagnetic tunnel junctions with spin-dependent tunneling magnetoresistance (TMR) 
peaks and zero-bias anomalies have been a subject of great interest [47-53].  While zero-
bias anomalies have been discussed, and the basic concept of TMR introduced previously 
in Chapter One, a brief review of the physics behind TMR have not been discussed.   
In 1975, Julliere proposed the first theory to explain TMR [47].  In his study he 
measured the current-voltage characteristics of Fe-Ge-Co tunnel barriers.  While he too 
found Appelbaum’s zero-bias anomalies, what was most significant about his work is that 
he put forth the first theoretical description of TMR.  He proposed, based on the work of 
Tedrow and Messervey [54], the change in conductance (and by inverse the resistance) 
from parallel (p) to antiparallel (ap) alignment of a tunnel junction with two different 



























  (93) 
where P1 = 2a1+1 and P2=2a2-1 are the polarizations of the respective electrodes and  
where a1 and a2 are the fractions of tunneling electrons in electrodes 1 and 2 
(respectively) whose magnetic moments are parallel to the magnetization of their 
respective material.  Since this study, the work of Julliere has been adopted as the 
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reference expression for TMR ratio and percentages, and recently has lead to much work, 
both experimentally and theoretically.  The TMR effect is not only of interest due to the 
application for magnetic field sensors for hard drives as mentioned in the first chapter, 
but also there is interest from a basic science standpoint on new interesting phenomena 
being observed in magnetic tunnel junctions. 
Recently, magnetoconductance/magnetoresistance studies have been done on 
ferromagnetic SETs to reveal the interplay between Coulomb blockade effects and TMR 
for various tunneling structures including: 
 Co/Al2O3/Co-cluster/Al2O3/Co double junctions [55] 
Ni/NiO/Co/NiO/Ni double junctions [51, 56, 57] 
Co/Al2O3/Permalloy (Ni80Fe20) junctions of various design [58] 
Co/NiO/Ni/NiO/Co double junctions [51, 57] 
Al/Al2O3/Co/Al2O3/Al double junctions [51, 57] 
Ni-Fe/Co/Al-O/Co/Al-O/Co/Ni-Fe/FeMn/Co and Ni-Fe/Co/Al-O/Co/Al-O/Co/Al-O/Co 
ferromagnetic-granular-ferromagnetic junctions [59].   
These studies most often found that TMR was enhanced in the Coulomb blockade regime 
and was attributed to spin-polarized tunneling [47, 51, 56-60].  In sputter-deposited 
junctions [55], TMR was found not to depend on whether or not the devices were 
operated in the Coulomb blockade regime.  However, except for Ootuka, et al., who 
looked at Al/Al2O3/Al/Al2O3/Al double junctions [51 ,57], there are no other reported 
studies of magnetoconductance in completely normal-metal/oxide/normal-
metal/oxide/normal-metal double junction devices.  In addition, all of the above devices’ 
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tunnel junctions were formed using standard microelectronic fabrication techniques 
(deposition by evaporation or sputtering, and etching). 
Another technique for forming SETs has been developed using the atomic force 
microscope (AFM) based nanolithography process discussed earlier [12-14].  Using this 
technique Matsumoto and co-workers have fabricated SETs using Ti/TiO2/Ti tunnel 
junctions with 2-5 junctions [13] and Nb/NbO/Nb tunnel junctions [43] that have operated 
at room temperature.  Tunnel devices formed using AFM nanolithography are planar 
devices, where current flows parallel to the device surface and not perpendicular to the 
surface as in devices fabricated through layered deposition of material.  However, to date, 
experimental results other than the authors [60] on magnetic field effects on current 
conduction mechanisms in tunnel junctions and SETs formed using SPM 
nanolithography or in planar Coulomb blockade tunnel devices, for that matter, have yet 
to be reported [61-65].  One of the reasons for this is that AFM nanolithography can 
result in incomplete oxidation of the oxide barrier due to the imprecise morphology of the 
deposited metal on an oxidized Si surface.  Also, planar junctions are not currently of 
interest to those studying devices for use as magnetic field sensors.  In addition, electron 
transport laterally through thin layers of metal depends on the smoothness of the 
deposited metal.  However, this is advantageous when wanting to fabricate devices with 
clusters of unoxidized metal particles surrounded by the metal-oxide dielectric.  In this 
situation, the device structure resembles that of studies where purposely-made granular 
tunnel junctions [52, 59] or tunnel junctions doped with impurities [50, 55] were utilized.  
The devices for our study utilize a Ti/TiO2/Ti /TiO2/Ti tunnel junction or a Ni/NiO/Ni 
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tunnel junction where the oxide barrier is fabricated using AFM nanolithography.  An 
intentionally unoxidized region of Ti is left in the middle of the Ti device (a Ti island) 
and unoxidized Ni particles are left embedded within the NiO.  Ni was chosen as it is a 
ferromagnetic material, yet single-crystal NiO is antiferromagnetic (NiO nanoparticles 
have been shown to vary from superparamagnetism to super antiferromagnetism with 
increasing particle size [66]) and also can be a semiconductor depending on how the 
oxide is grown.  Granularity of the titanium and nickel is a byproduct from the deposition 
process onto the SiO2 surface.  Figure 15 shows a sample surface after metallization.  
Note the grain size which provides some indication as to expected roughness. 
Section 6.2: Device Fabrication 
Oxidation 
Devices were made by first growing approximately 1000 Å of SiO2 in a dry O2 
environment at 1100°C for 40 minutes on a n-type Si (100) wafer in the furnaces at the 
University of Texas Microelectronics Research Center (MRC).  Local operating 
procedures were utilized with the four power settings on the oxidation furnace set to Left 
Channel: ~800, Center Channels: ~550/~550, and Right Channel: ~ 900.  Each user needs 
to independently verify temperatures for each power setting (using the same power 
setting temperature could vary as much as 25o C).  Thickness was confirmed by 
ellipsometry with a Nanospec B ellipsometer and the deep blue color of the wafer. 
Photolithography 
 The devices were then patterned using photolithography in the III-V bay at MRC 
using a Karl Suss MJB-3 Mask Aligner.  Through trial and error, and changes due to new 
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lamps, filters, and a new mask, a process was developed that gave relatively predictable 
results.  As most users in this bay were using line widths on the order of hundreds of 
microns versus the desired one micron for this effort’s mask, and the base material for 
this work was SiO2, not GaAs, a new process had to be established.  The 5” mask for this 
effort was purchased from DuPont photomask for approximately $1000, although prices 
are dependent on specifications.  As described in the previous chapter, the mask had two 
layers for metallization.  One defining a small “T” with 1 micron line widths and second 
with wide leads that went to the edge of the sample. 
 To photolithographically define the samples, the newly oxidized wafers were 
cleaved into pieces approximately 1-1.5” on the edge, rinsed with deionized (DI) water, 
then given a three step cleaning in acetone, methanol and isopropyl, then rinsed again 
with DI water.  The sample pieces were then baked at 150o C to remove any remaining 
water or solvents for a period of 10-15 minutes.  Then primer and AZ5209 photoresist 
(meaning it leaves 0.9 µm thick resist after spinning at prescribed values) were each spun 
on at 4000 rpm for 40 seconds.  The sample pieces were then placed in a 90o C oven to 
pre-bake for 11 minutes.  Meanwhile the mask was loaded onto the Karl Suss mask 
aligner. The procedures used for the Karl Suss aligner are included in Appendix B.  
While the samples were being exposed for 8 minutes, an AZ 4025 developer bath was 
prepared.  After exposure, the samples were dipped for 8 – 9 seconds in the developer.  
Quality of the lithography process is checked by use of microscopes in the III-V bay.  




Metallization and Lift-off 
After the first layer was photolithographicaly patterned, the Ti and Ni device 
layers were formed by using a CHA electron beam (e-beam) evaporation tool to deposit 
89 Å of Ti and 85 Å of Ni at ~5 x10-6 Torr in the defined pattern onto the SiO2 surface.  
The standard procedures for using the CHA e-beam evaporator at MRC were used.  
However, as most users were depositing 500 Å, 1000 Å, 2000 Å, or more of metal, there 
are some issues to be aware of when using the e-beam evaporator to do relatively quite 
thin metal layers.  The metal thickness for the Ti, Ni and Al layers were determined by 
the evaporation control module on the CHA, which utilizes a resonating quartz crystal to 
measure film thickness.  The first suggestion is to ensure the crystal used to measure 
thickness is relatively new (at least 50% crystal remaining), one may need to buy new 
Inficon 6 MHz gold quartz crystals.  The second suggestion is to not use too high of a 
power.  Step up the power level slowly and open the shutter when the metal first becomes 
white hot.  There is no need to go over 3 – 5 Å/sec when only going to 80 Å, or else the 
operator may miss the desired mark.  Use fresh wafer-mirrors, the mirrors can be 
fabricated during the aluminum device layer growth.  Seeing the crucible clearly greatly 
assists electron beam alignment.  When performing aluminum deposition, go very slowly 
and put only 5 or 6 slugs worth of Al into the crucible. Aluminum’s melting-
solidification process will crack crucibles.  Slightly cracked crucibles can be used, but a 
crucible full of Al will result in significant breakage and spilling of molten Al.  Final 
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advice is to obtain new crucibles (~$35 each) and metals as not to have to borrow and 
rely on other research groups to keep materials in stock. 
After the metal deposition, the photoresist pattern was removed to leave just the 
metal device layer on the device.  This was accomplished through a lift-off process in an 
acetone bath in a sonic cleaner.  Often an acetone soak of 5 minutes was required before 
and after.  In the end, one uses acetone until the photoresist and unwanted metal are 
removed.  After this liftoff process the results are checked in the III-V bay’s microscope.  
Figure 16 shows a Scanning Electron Microscope (SEM) image of a typical device layer.  
The line width is 2 microns, which as mentioned is usual when this process works.  There 
are many times when one or more of the steps did not work, for any apparent reason. To 
form the external contacts, the second external lead pattern was aligned to the first using 
the lithography procedures. ~ 500 Å of Al (503 Å for the Ti and 520 Å for Ni devices) 
was subsequently electron beam evaporated onto the Ti or Ni layer to provide a contact 
lead for wire bonding.  Figure 11, again, shows a cross section schematic of the devices 
fabricated prior to nanolithography. 
AFM Nanolithography of Tunnel Barrier Devices 
After metal deposition, the samples were then placed on a probe station where 
current-voltage (I-V) measurements were made across the devices to ensure a good 
contact was present, and that the nanolithography process was indeed creating a tunnel 
barrier.  Using a Hewlett Packard 4140B picoamp (pA) meter, I-V curves at room 
temperature were made and the sample resistances were usually around 1 kΩ.  Leakage 
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through the SiO2 was tested by measuring the resistance from the top leads to the ground 
of the sample holder.  This resistance at room temperature was on the order of 1 TΩ. 
The samples were then placed on the Digital Instruments AFM.  The top contacts 
were connected to the electrical ground of the AFM using the Al foil (with only 50 – 100 
Ω resistance between the Al lead and ground).  Conducting Scanning Capacitance 
Microscope (SCM) probes utilizing PtIr-coated Si were used.  
For the tunnel barriers, the goal of fabrication was to make the barriers as thin as 
possible (thinnest line achieved through nanolithography was 25 nm) with as small as 
junction area as achievable through modification of the write-speed and voltage bias on 
the tip.  One limit on this process is that although capacitance decreases as 1/L and linear 
with area, the tunnel current decreases exponentially with thickness and linearly with 
area, and the smallest detectable currents is on the femptoamp level.  In addition, being 
able to detect the pattern with the AFM after writing was also a limiting factor on how 
thin and small the junctions could be.  The ability to measure tunnel current was not 
tested until device characterization.  The devices described below are those for which 
barriers and tunneling currents were measurable.  
For the Ti device, using a - 12 V bias on the probe tip at a draw rate of 0.3 
µm/sec, an oxide pattern was formed using the AFM’s control software to restrict current 
flow to a narrow point in the center of the cross bar. Likewise, a - 9 V bias at a draw rate 
of 1.0 µm/sec was then used to form the two tunneling barriers, intentionally leaving an 
unoxidized metallic island in the center (see Fig. 17).  As shown in Figure 18, the barrier 
thicknesses are approximately 65 nm and 95 nm and the metallic island area is 
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approximately 45 nm wide measured using the AFM profiling software.  The resultant 
tunneling barrier oxide is approximately 3 nm thicker in depth than the Ti (yielding ~12 
nm total TiO2 thickness).  Many other Ti devices were made as well with varying write 
rates and bias of the oxidation.  Three of these are shown in Figure 19, and are referenced 
as Ti device 2, 3 and 4.  These devices also used - 12 V at 0.3 µm/sect to constrict the 
flow, but the tunnel barriers in Ti 2 used - 8 V at 0.7 µm/sec for the tunnel barriers, Ti 3 
used - 8 V at 0.5 µm/sec, Ti 4 used - 8 V at 1.5 µm/sec.  Figure 20 shows the AFM 
profile measurements of Ti devices 2 and 4, with 47 and 44 nm line widths, respectively. 
For the Ni device, a - 4 V bias was used at 0.75 µm/sec to constrict the electron 
flow to the tunnel barrier and a - 3.5 V bias was used at 1.0 µm/sec to create the two 
tunnel junctions (see Fig. 21).  The tunnel junctions ended up placed near or on each 
other, so that instead of a double barrier device there was one large central oxide 345 nm 
across with a length of 400 nm.  But due to the voltages and write-speeds used, the 
presence of unoxidized particles within the oxide was predicted, thus the device was still 
tested.  This was the only ‘clean’ Ni device made due to the difficulty in oxidizing Ni 
predictably (see Chapter Five on SPM Nanolithography).  This was one of the reasons for 
going to the simple single tunnel barrier during the nanolithography development phase. 
Fabricated devices were subsequently tested at room temperature on a probe 
station to ensure the resistance was greater than twice the resistance quantum (one for 
each junction in series) from Landauer’s conductance theory, RQ = 12.9 kΩ (= h/2e2) (as 
discussed in Chapter Two).  This ensures excess electron charges would localize on the 
central island so that it could hold charge for Coulomb blockade.  The device resistances 
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at room temperature were on the order of 1 MΩ for the Ti devices.  For the Ni devices, 
the resistance was on the order of 100 GΩ.  Devices that met this criteria were packaged 
and tested while dipped into liquid N2 at 77K to eliminate most of the thermally activated 
current and to increase the relative contribution from the less temperature dependent 
tunneling current.  At this temperature, resistances generally increased into the GΩ 
regime.  Devices exhibiting parabolic conductance and roughly cubic current behavior 
were determined to be tunneling devices and were subsequently placed on a sample 
mounting rod for liquid He cryostat testing. 
Packaging and Mounting 
 After being pre-tested on the probe station, samples were packaged into a 
Kyocera 0.5 cm x 0.5 cm square flat-pack with 10 tungsten-gold leads on a side with 
ceramic alumina as the insulator (see Fig. 22).  Kyocera charged $3500 per order of up to 
100 packages.  Obviously 100 packages were ordered.  Samples were hand scribed and 
cleaved to fit.  Transistor silicone grease heat sink compound was then applied sparingly 
with the back end of a laboratory cotton swab to the top of the package surface where the 
sample would be placed.  The sample was then inserted using the grease as an adhesive.  
The samples were then placed on a Westbond 7400A wire-bonder at MRC.  As the author 
obtained training and repair for this wire bonder, which had not been used in years, the 
procedures are included in Appendix C. 
After packaging, the devices were mounted onto the end of a sample rod for the 
LakeShore Cryotronics 9500 Hall Measurement system [67].  The sample mount has six 
pins which connect to the triax connectors at the top (see Fig. 23) and contains a 
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thermocouple and is thermally connected to a large copper block which has its own 
thermocouple (see Fig. 24).  The sample mount and the large copper block each have 
their own heater.  The sample mount’s heater is lower power but provides finer control of 
temperature than the larger heater.  The packages were mounted using the silicone 
thermal grease to thermally connect to the sample mount.  The leads of the devices to be 
tested in the package were then soldered to the pins.  
Section 6.3: Characterization Equipment and Methods 
The packaged samples mounted on the sample rod were then placed in the 
LakeShore Cryotronics 9500 Series Hall Effect Measurement system with liquid He 
cryostat located at the Air Force Research Laboratory.  The system has a 9 Tesla 
superconducting magnet using a LakeShore 620 Magnet power supply.  A LakeShore 
340 Temperature controller was used to manually control the temperature within 0.1 K 
using P-I-D settings for the large heater of 80/40/10 and for the smaller heater set to 
40/0/1.  A Keithley Instruments 6430 Sub-Femtoamp Remote Source-Meter [68] was 
used with a guarded cable to connect to the pin-outs of the sample-mounting rod (see Fig. 
23).   
Noise Reduction/Averaging Technique 
The alternating polarity measurement method, as described in a Keithley 
Instruments White Paper [69], with a frequency of 166 millihertz (mHz) (bias every 6 
seconds) was used to simulate a DC response while eliminating spurious currents not 
stimulated by the voltage down to the fourth order (using ten readings for each bias, thus 
20 current readings in total per current measurement).  This method was developed by 
Keithley researchers who saw a need when doing measurements on ultra-high resistance 
devices to eliminate currents from piezoelectric effects and discharging capacitive 
elements.  The alternating polarity method works by changing bias from V to – V at a 
low enough frequency such that the sample can go beyond its RC delay constant.  This is 
done several times at the same voltage, with each value of current being measured and 
averaged by weighting each term with the binomial coefficients of that order down to 
which accuracy is desired.  For instance to correct for any non-DC stimulated current 
abnormalities down to second order one would use, 
8
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−++−+
=  (91) 
thus Gcalc=Icalc/V would give a conductance corrected for any second order effects.  For 
this experiment, as mentioned, corrections were done down to fourth order, so, 
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To even better improve the accuracy, the Keithley white paper suggested allowing the 
measurement system reach steady state after initiating the measuring process.  Keithley 
determined that by not including the first couple of data points, the calculated current 
would be within 1% of steady-state values.  For this experiment, four measurements were 
made prior to the six used to determine the calculated current, and the first calculated data 
point was not used for each bias resulting in a total of twenty measurements per current 
value. 
Software and Manual Controls 
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Using National Instruments LabVIEW software to control the Keithley 6430 and 
the LakeShore 620 Magnet supply, the bias was swept from -3 V to 3 V in 0.1 V steps 
and measurements were taken under swept magnetic fields at -9, -5, -1, -0.5, -0.4, -0.3, -
0.2, -0.18, -0.16, -0.14, -0.12, -0.10, -0.08, -0.06, -0.04, -0.02, 0.00T and likewise back 
up to 9T, then reversed.  Temperature was manually controlled using the system’s 
temperature controller and data was taken at ~2 K, 10 K, 25 K, 50 K, 150 K and 300 K.  
The front end of the LabVIEW software programmed by the author allows one to input a 
file name to save the plus and minus data points from the alternate bias method, plus the 
ending calculated current for both the 1/3/3/1 coefficient process with four measurements 
to measure stimulated current to the second order and the 1/5/10/10/5/1 coefficient 
process to measure stimulated current to fourth order.  The program also allows the 
operator to see I-V, R-V and G-V plots.  The program automatically controlled the 
superconducting magnet and allowed the user to stop the data taking process and set 
delays for measurement.  For these measurements the delay was set to 6 seconds after the 
applied voltage.  The LabVIEW printout is included in Appendix D. 
Liquid Helium Cryostat Operation 
There are certain steps necessary to proper running of the cryostat.  Procedures 
are included in Appendix E.  The magnet operation is controlled using the LabVIEW 
sub-vi software control, with 1 A of current providing 1-T of field.  When going to the 
first -9 T, the operator needs to do the increase slowly (in 0.5 T steps at maximum) or 
else the magnet will quench and boil-off 50% of the He.  When first cooled down, the 
superconducting magnet which sits in the He bath is at the same temperature as the He. 
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When a current is first applied the magnet is still cold, but will then start to heat from a 
very limited amount of Joule heating which can be countered with the liquid He. If the 
applied current is too high, while at first there will be very little voltage drop, the magnet 
will quickly heat up faster than the He can cool it.  This causes the magnet to start going 


















Data and Analysis 
Section 7.1: Ti Devices 
Figure 25 (a), (b), and (c) show the I-V curves for the Ti 1 device at 1.8 K, 10 K 
and 50 K with and without a 9 T applied magnetic field (applied so that a positive field 
points up through the sample).  Note that step-like features, while difficult to visually 
discern in the I-V curve with no applied magnetic field, appear clearly in the I-V curve 
with the application of the magnetic field up through 50 K.  To more clearly illustrate 
this, Figure 26 (a)-(c) show the differential (dI/dV) conductance mathematically derived 
from experimental current-voltage data in arbitrary units for the device at these 
temperatures with and without a magnetic field.  The device shows a clear parabolic 
conductance behavior, demonstrating tunneling, which is notably flattened with magnetic 
field.  Note as well, clear conductance oscillations are observed, and the period of these 
oscillations, ~ 250 – 300 mV, does not change with application of magnetic field.  In 
addition, when the magnetic field is applied, the magnitude of the oscillation peaks 
greatly increases, the peaks become more refined, and additional peaks begin to appear.  
At 1.8 K a zero-bias conductance spike is also seen in Figure 26 (a).  This feature was 
also seen in Ti device 2 as shown in Figure 27.  Ti device 2 also exhibited an 
enhancement in both the Coulomb blockade staircase and conductance oscillations with 
the application of a 5T field.  The zero-bias anomaly in both devices disappeared with 
application of magnetic field and increase of temperature.  In Ti device 1, as the 
temperature was increased from 10 to 50 K, the conductance decreased.  This is attributed 
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to the increase in scattering in the metal leads and that at low temperature the electrons 
are not tunneling through the SiO2.  As shown in Figures 28 and 29, (a) and (b), for 150 
K and 300 K,  the clear conductance oscillations disappeared, even with a magnetic field 
and the I-V curves are almost strictly linear with a very slight cubic bend at higher 
voltages at room temperature as thermally excited carriers begin to dominate.  For 
comparison, Matsumoto and associates TiO2 I-V and dI/dV curves are shown in Figure 
30.  
Analysis and Discussion 
The general overall parabolic shape of the conductance and linear behavior (with 
cubic or exponential rise at higher voltages) in the I-V plots at low temperatures indicates 
tunneling through the entire metal-insulator-metal-insulator-metal junction as described 
by Simmons’ tunneling theory.  For the double-barrier devices in this study, this 
tunneling mechanism should dominate in the high voltage regime where Coulomb 
blockade effects of the device are washed out by large numbers of high-energy electrons 
tunneling through the barriers.  In this regime, the electrons are only limited by the 
individual tunneling processes of each barrier, and thus the conduction will primarily be 
limited by the thicker barrier.  
In addition to standard single-barrier tunneling processes, for a device with 
multiple tunnel barriers in the Coulomb blockade regime, inelastic cotunneling of two 
electrons through the barriers and elastic tunneling of one electron simultaneously 
through the multiple barriers becomes significant as Coulomb blockade only suppresses 
the sequential tunneling of electrons through the junctions.  In the Coulomb blockade 
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regime, inelastic tunneling dominates elastic tunneling when eV or kT is much greater 
than the Coulomb blockade energy, Ecb, and for large metallic islands with a large density 
of states (as in these devices).  Thus, while inelastic cotunneling is of the second order in 
tunneling conductance, this process is dominant in the Coulomb blockade regime for 
these devices.   
The conductance oscillations and steps in the I-V curves are attributed to 
Coulomb blockade effects from the double barrier tunnel junction with an unoxidized Ti 
center.  The period of these oscillations is approximately 250 – 300 mV and corresponds 
to a capacitance from Coulomb blockade of C=e/∆Ecb ~ 0.6 aF.  The oscillations are 
present without a magnetic field, and conductance oscillations due to the creation of 
Landau levels create an approximate energy spacing of ∆ELandau= ħB/m* = 0.42 mV 
(using an effective mass for titanium ~2.5 times the electron mass and B = 9T).  This is 
much less than the observed oscillations, thus the oscillations are not attributed to Landau 
levels in the unoxidized central island or in trapped particles within the oxide.  
To estimate the capacitance of the junction, the tunnel barriers are treated as 
parallel plate capacitors, and the cubic island capacitance is estimated using the 
capacitance of an isolated sphere, C = 4πεεrr, where r is the effective radius and the 
relative permittivity, εr, of TiO2 have been determined for Ti/TiO2/Ti tunnel junctions by 
Matsumoto to be 5 [13].  This value is significantly different from the permittivity values 
of 40 – 86  determined by other studies on vertical TiO2 tunnel junctions formed using 
chemical-vapor deposition [70].  Not only was the fabrication process different for these 
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devices, but the devices also had much larger areas typical of standard photolithography 
processes (µm2).  The lower dielectric constant will result in lower capacitance values, 
thus Matsumoto’s value is most likely a lower limit for TiO2 (reflected in that he was able 
to achieve 1 eV charging energy steps in his Coulomb blockade devices).  The barrier 
width values measured with the AFM, as shown in Figure 31, are utilized to generate first 
estimates of the capacitance.  To calculate the effective radius, an approximation method 
is utilized that sets the surface area of a sphere, 4πr2, equal to the cubic shape whose 
capacitance is being estimated and solve for r.  Using this method, one obtains the 
capacitance of a 1m3 cube to be 77 pF, which is in good agreement with the numerically 
calculated value of 73 pF [71].  Applying this method, we determine the effective radius 
to be 48 nm, and the island capacitance to be 27 aF.  The 75 nm tunnel barrier 
capacitance is determined to be 1.41 aF, the 95 nm barrier capacitance is 1.11 aF and the 
top and bottom barrier capacitances are approximately 0.20 aF.  Taking into account the 
parallel and series capacitances, once can sum these values to obtain a total capacitance 
of 1.01 aF.  Compared to the capacitance determined from the observed oscillations, 0.6 
aF, the actual effective electrical thicknesses and areas result in capacitance values about 
60% of what the AFM measurements would give.  This is not unrealistic as the actual 
portions of the tunnel barriers that significantly participate in the electron transport 
processes can be quite different from fabricated values [72] and is in line with other 
nanoscale research efforts estimates on capacitance [17, 19].   
Using the theories for Simmons’ tunneling through a single barrier and inelastic 
cotunneling in the Coulomb blockade regime, a fit was performed using a Mathcad 
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program (included in Appendices F and G) on the measurements at 1.8 K with and 
without a 9T magnetic field (see Fig. 32).  To fit the inelastic cotunneling equation, 
capacitances equivalent to 60% of the AFM measurement derived capacitances, as 
described above, were used.  In addition, the total tunneling resistance was determined to 
be ~1 MΩ from the zero voltage resistance at T = 300 K (at low temperatures Coulomb 
blockade will mask the pure tunneling component).  The resistance (and subsequently the 
voltage drop across each barrier) was assumed to be proportional to each barrier’s 
thickness (a good assumption to the first order as the devices are made of the same 
material).  The number of electrons contributing to charging on the island, n, was used as 
a fitting parameter. Using the area of the AFM formed tunnel barriers (9 x 265 nm2) and 
utilizing the published barrier height for a Ti/TiO2 junction fabricated using AFM 
nanolithography of 0.308 eV [13] , the Simmons’ fit yielded a thickness of 39 – 40 nm.  
This barrier height is less than the 3.0 eV band gap and 1.0 eV barrier height reported for 
standard thin-film TiO2 and TiO2-Si junctions [70], respectively, but agrees well with the 
~1.0 eV band gap (and thus an ~0.5 eV barrier height) measured of TiO2 nanoparticles on 
a Au substrate [73].   The thin-film devices in these other studies were made using 
standard fabrication processes, thus were not close to the size of this effort’s device 
barriers.  The TiO2 nanoparticle paper of Datar, et al., is closer to the composition of the 
barriers of this paper, and the nanoparticles were determined to have sub-band gap defect 
sites which reduced the bulk TiO2 band gap from 3.0 eV to 1.0 eV [73].  The oxide 
barriers in this device (and other SPM lithography formed barriers) most likely have 
similar defects (such as unoxidized metal particles).  While fitting the theoretical 
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equations at 1.8 K, it was found that the inelastic cotunneling current was dominant at 
lower voltages while the Simmons’ current through the entire device had the dominant 
effect at higher voltages, as predicted by theory.  The number of electrons charging the 
island was determined to be ~ 233.  To account for parallel leakage paths in the 
experimental apparatus not accounted for in this comparison with theory, an ohmic 
resistance was used as a fitting parameter to align the curves using that at near T = 0 K 
and low voltages, conductance should be nearly zero in the Coulomb blockade regime.  
Using this method the parallel leakage resistance was determined to be 1 ΤΩ.  At higher 
temperatures, the conductance will have a non-zero component according to inelastic 
cotunneling and MIM theories.  However, the metal will also decrease in conductance 
due to increased scattering, and at higher temperature there will also be increased 
thermionic emission currents.  These processes make it difficult to isolate the pure 
tunneling component of the current at higher temperatures for a comparison with theory, 
thus only a comparison with the 1.8 K data was done.  That the determined Simmons’ 
barrier thickness is ~ 41% of the larger AFM measured barrier thickness is not surprising 
as the entire tunnel barrier area was assumed to be electrically effective, while in 
actuality the effective tunnel area can be as low as 1% of the total junction area [24, 72].  
In addition, any impurities present in the oxide, such as unoxidized Ti particles or other 
contaminants, can effectively reduce the electrical thickness of the barrier. Also, the TiO2 
barrier height used for this fit was empirically determined from a similar, but not 
identical, Ti/TiO2 barrier.  To verify the presence of cotunneling currents, this same 
theoretical curve was fit to the conductance and I-V curves with a -9T field at 1.8 K.  In 
 72 
addition to the increased resistance due to increased scattering in the metal leads as the 
electrons are induced by the Lorentz force to complete cyclotron orbits, inelastic 
cotunneling currents should also be suppressed in the presence of a magnetic field.  Spin-
flip scattering according to Appelbaum-Anderson theory and the splitting of spin-up and 
spin-down states will restrict the cotunneling of two electrons through both barriers in the 
presence of an intense magnetic field.  As the spins in each lead are in general aligned 
(thus each lead is polarized), only if the carriers maintain their spin alignment will there 
be a high probability of tunneling (as in the TMR effect).  With scattering centers this is 
less likely to occur.  In addition, applying a strong magnetic effect effectively halves the 
available density of states in the leads and island resulting in a halving in all tunneling 
transition calculations using the Fermi Golden rule which depends linearly on the energy 
density of states.  In fitting the I-V and conductance curves for the case with magnetic 
field, the offset resistance was increased to 1.5 TΩs, thus taking into account the 
increased scattering in the leads.  In addition, the cotunneling component was reduced by 
50% as shown in Figure 32.  Thus the lower voltage part of the conductance, attributed to 
the inelastic cotunneling currents, is suppressed while the higher voltage component 
(yielding tunneling through the entire device) is relatively unchanged.  In addition, as 
earlier mentioned, the conductance oscillations have a much greater amplitude as 
inelastic cotunneling through the designed barriers are restricted, resulting in only 
sequential tunneling (limited by Coulomb blockade) being primarily observable. 
The presence of spin-flip scattering centers was evidenced by a zero-bias anomaly 
peak at T = 1.8 K in Ti device 1 and T = 2.4 K in Ti device 2 with no magnetic field (see 
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Fig 27).  This is indicative of impurities in the tunnel barrier which could lead to the 
thinner value for the barriers (40 vs 90 nm in Ti device 1) than is measured with the 
AFM.  The conductance peak is indicative of “s-d” exchange processes according to the 
Appelbaum model for localized paramagnetic states within a transition metal-metal oxide 
tunnel junction, which typically originate from unpaired d electrons of an isolated 
transition metal or atom [24].  Data indicates the majority of transition metal-metal oxide 
junctions experience a conductance peak due to these trapped particles [24, 31, 36].   
Although Ti particles have been indicated to create a resistance peak [37], impurity 
concentrations can affect the presence conductance or a resistance peak [74].  As Ti is 
used as a reactant to absorb particles in getter pumps, impurities from the metal 
evaporation process are expected to be present in the oxide [38].  Observed in the data for 
the Ti devices tested, the central conduction peak becomes a dip with magnetic field, 
attributed to the central peak being split and spread by spin-flip processes (Appelbaum’s 
second magnetic field dependent term).  The peak reduces in height with voltage and 
disappears as temperature is raised according to s-d exchange scattering resulting in 
Kondo tunneling (Appelbaum’s third conductance term).  The zero-bias conduction peak 
anomaly behavior of the devices tested in this paper also agrees with the results of 
authors who did not try to include impurities or defects in their tunnel junctions, but 
whose results, none the less, indicated the presence of such impurities [48, 49].
At 150 and 300 K, the conductance oscillations are washed out, even with a 
magnetic field, and the zero-bias anomaly is no longer present as carriers are thermally 
excited through the barriers or over it according to thermionic emission at microamp 
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levels.  Thermionic emission and current from thermally excited trapped states in the 
SiO2 and tunnel barriers dominate the small tunneling currents and subsequent Coulomb 
blockade effects, which are relatively independent of temperature.  Thus true electron 
tunneling and Coulomb blockade behavior of these devices are only observable at 50 K 
and below.  By applying a strong magnetic field, much of the cotunneling current is 
eliminated yielding the clearer conductance oscillations. 
Section 7.2: Nickel Devices 
Figures 33 and 34 show the I-V and dI/dV differential conductance plots with and 
without a 9T field at 10 K, 25 K and 150 K.  Again the current steps and conductance 
oscillations are clarified by the application of an applied magnetic field and at low 
temperatures the minimum of the conductance is reduced to nearly zero.  The oscillations 
are not attributed to Landau oscillations as they are present without a magnetic field.  At 
10 K, the conductance oscillations appear to shift by +100 mV with applied magnetic 
field, by 25 K the conductance oscillations for with and without a magnetic field are 
nearly out of phase.  By 150 K the distinct oscillations have been over taken by thermally 
activated carriers (I~exp(-Ea/kT)) hopping through the barriers by traditional tunneling 
and the I-V curves exhibit classical linear & cubic dependence (approaching 
exponential).  However, with the increased tunneling through the device a broad zero-
bias conduction peak becomes observable (see Fig. 34 (d)).  
Analysis and Discussion 
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From the ~ 300 – 400 mV period of the oscillations at low temperature one can 
determine that CCB~ e/∆Vcb ~ .45 aF.  As this device had no detectable island nor 
individual tunneling barriers, the oscillations were determined to come from charging of 
unoxidized Ni particles embedded within the oxide. As was done in Schelp, et al. [55], 
with their device made of Co particles embedded in Al2O3, one can similarly consider 
approximately spherical Ni particles embedded in the NiO barrier and the capacitance can 
be estimated from the capacitance of an isolated sphere, C = 4πεοεrr.  For NiO, the 
relative permeability εr is 11.9 [75].  Using this formula, the size of the Ni particles 
responsible for the Coulomb oscillations are approximately 6 – 8 Å.  From the scaling 
laws discussed in the second chapter, one immediately recognizes that for this size of 
particles embedded in the oxide, quantum effects would dominate.  Indeed, using ∆EQ ~ 
0.38/L2 eV (L in nm = 0.4), one obtains ~ 1 eV, much larger than the observed 
oscillations.  One then comes to the conclusion that tunneling is occurring through the 
quantized energy levels of the device vice the Coulomb blockade energy levels.  If this 
were true, the actual particle size would be determined from L2 ~  0.38 eV/(~ .3 - .4 eV), 
which gives a particle of diameter ~ 1 nm, which agrees well with the expected size of Ni 
grains deposited during metallization (1 – 5 nm in size) after partial oxidation (oxidation 
consumes roughly half of the Ni per growth, so 10 nm of growth consumes ~ 5 nm of 
Ni).  A 1 nm Ni particle in NiO would have a Coulomb blockade energy of ~ 240 mV.  
The uniform shift in coulomb oscillation peaks with magnetic field is attributed to the 
magnetic field creating an effective gate charge on the device.  It is concluded that this 
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effect was not present (or not as strong) in the Ti devices as scattering prevented charging 
of the gate oxide, wile in the Ni devices the tunnel barrier itself became the effective gate. 
In the 150 K curves, the I-V behavior indicates that Coulomb blockade from any 
individual particle has been washed out by thermally activated carriers.  As described by 
theory [17] and observed in experiment [55] (see Fig. 35), a distribution of nanoparticles 
in a Coulomb blockade device acts collectively.  Therefore, the staircase will not be 
visible and the I-V curve will be exponential in nature.  Why the Ni particles in the 
barrier do not act collectively at lower temperatures in this device is not entirely clear.  
Perhaps at 10 K the carriers are localized and do not have enough thermal energy to 
activate a statistically significant number of particles.  This is confirmed by the fact that 
at ~ 2 K there was no clearly measurable current through the barrier, indicating that 
measurable conduction through such a thick barrier (~ 350 nm) may require the 
activation of trapped impurities embedded within the oxide (such as unoxidized Ni 
particles).  At 10 K there is enough energy to activate a few particles to create tunnel 
channels through them, resulting in the clear oscillations distinctive to those particles.  At 
higher temperatures, more carriers within the oxide are activated, creating multiple 
tunneling paths through the oxide using multiple particles as intermediaries, thus 
resulting in a collective Coulomb blockade effect.    Also observed at 150 K is a zero-bias 
anomaly indicative of scattering states in the tunnel barrier.  Figure 34 (d) illustrates that 
the peak also lowers with application of magnetic field, this can be a result of spin-flip 
scattering from the embedded particles creating an effective TMR effect, with TMR % = 
G0T – G9T/G0T = 3.8%. 
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At low temperatures, the enhancement in clarity of the Coulomb blockade 
staircase, increase in conductance oscillation amplitudes, and reduction of conductance 
minimums to zero with the application of a magnetic field is again attributed partly to 
suppression of higher-order tunneling currents.  However, due to the likely 
ferromagnetic/antiferromagnetic nature of this device, the spin-alignment of electrons 
tunneling through the antiferromagnetic NiO to the Ni particles is expected to also be 
















 This research effort was undertaken to advance the understanding of 
nanolithography techniques and electron transport in nanoscale tunnel devices.  Such 
research is crucial not only from a purely scientific standpoint, but also to provide a 
reservoir of knowledge for the electronics industry as current transport and fabrication at 
the nanoscale becomes critical for a multitude of current and future technologies. 
 There have been multiple studies available in the literature, both theoretical and 
experimental, on single electron transistors, ferromagnetic tunnel junctions, and 
ferromagnetic single electron transistors which have observed Coulomb blockade 
phenomena, TMR phenomena and the effects of Coulomb blockade on TMR, and zero-
bias tunneling anomalies indicative of magnetic field dependent spin-flip tunneling and 
bias and temperature dependent Kondo tunneling.  However, only a very few of these 
devices were fabricated using AFM nanolithography, and no AFM fabricated devices 
have been studied with a magnetic field.  These studies are important to develop 
affordable lithography techniques for research institutions and to increase understanding 
of tunneling dynamics in various oxide barriers, especially magnetic properties, as TMR 
based devices will play a crucial role in future electronics technology. 
To this end Ti/TiO2/Ti/TiO2/Ti double-barrier tunnel devices and Ni/NiO/Ni 
tunneling devices exhibiting Coulomb blockade were manufactured using AFM 
nanolithography.  Coulomb conductance oscillations were enhanced by the addition of a 
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magnetic field, which is attributed to the suppression of inelastic cotunneling (where two 
electrons simultaneously tunnel through both barriers of the tunnel device creating an 
electron-hole excitation) and higher order tunneling processes.  This is the first reported 
observation of this effect.  Conductance oscillations were observed up to 50 K in both 
types of devices, after which thermally activated currents dominated up to room 
temperature.  Zero-bias anomalies were also observed in both the Ti and Ni devices. 
In the analyzed Ti device, the conductance oscillations were observed to have an 
approximately 250 – 300 mV period, which agreed well with the capacitance determined 
from AFM measurements of device dimensions and from dimensions determined from a 
data fit to Simmons’  and inelastic cotunneling theory.  The Simmons fit yielded a barrier 
thickness approximately 41% of the AFM measured value and this is attributed to 
interface states in the titanium dioxide and to the entire junction area not contributing to 
the tunneling current, which is dominated by the thinnest portions of the tunnel barrier.  
Performing a fit to the theory of inelastic cotunneling with Coulomb blockade, the 
inelastic cotunneling component was found to decrease by 50% with the application of a 
magnetic field.  In addition, the linear magnetoresistance through the leads was found to 
increase by 50% to 1.5 TΩ with the application of a magnetic field.  The appearance of a 
zero-bias conductance peak at low temperatures with no magnetic field is indicative of 
impurities in the oxide, such as unoxidized titanium or other contaminants from the 
fabrication process, which can create localized magnetic moments from the unpaired d 
electrons of an isolated transition metal impurity in the insulating barrier.  These 
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scattering states are one of the reasons for the reduction in inelastic tunneling current with 
magnetic field. 
For the Ni device, Coulomb oscillations were observed with a period of ~400 mV, 
attributed to charging of unoxidized quantum sized nanoparticles on the order of 1 nm in 
diameter.  As in the case for the Ti device, the conductance oscillations became clearer 
and conductance was suppressed with application of a magnetic field.  The oscillations 
were overcome by thermally activated tunneling above 50 K.  However, at 150 K 
collective Coulomb blockade was indicated from embedded unoxidized Ni (or other) 
particles in the barrier.  At this temperature, this device too exhibited a very thermally 
broadened zero-bias anomaly peak in the conductance, which was shown to lower 
slightly with application of a magnetic field.  This slight lowering was attributed to the 
embedded particles creating a minor TMR effect through spin-scattering processes.  
To date no authors have reported replicating the results of Matsumoto, et al. [13, 
15] in achieving Coulomb blockade in double barrier Ti/TiO2 junctions.  Most likely, this 
is due to the difficulties in controlling the AFM nanooxidation process and creating 
smooth thin layers of metal for the procedure.  This research effort has fabricated Ti/TiO2 
devices using this technique and has reported the results [60].  Also, this effort has shown 
for the first time that Ni can be oxidized via scanning probe lithography techniques.  
Although difficult to control, patterns were fabricated in the Ni and a device was made 
and Coulomb conductance oscillations achieved.   
The process of adding a strong magnetic field has been shown to be an effective 
method to obtain clear Coulomb oscillations.  This process should lead others to continue 
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studying planar metal-oxide coulomb blockade devices and to study planar ferromagnetic 
oxide tunnel devices as well.  Promising materials for these future studies include Co and 
Fe.  Devices using these materials have been fabricated up to the point of requiring 
nanolithography as part of this research effort.  In addition, a sample has been fabricated 
with Ti deposited on sapphire, which has been reported to improve surface morphology 
for nanooxidation of tunnel devices [14], this too is ready for nanolithography.  The 
single barrier Ti and Ni devices fabricated to determine nanolithography parameters are 
also readily available to be packaged for characterization.  Future efforts could readily 











































Fig 1. Schematic of a Single Electron Transistor with 







































Fig. 2. Diagram of inelastic cotunneling.  One
tunnels from the left electrode, an electron fr
the fermi level in the island creates a hole and




























Fig. 3. Diagram of Appelbaum-Anderson Theory after 
Shen and Rowell [31].  Three conductance contributions 
to tunneling with localized d state near barrier: (1) No 
interaction (2) Spin-flip process with magnetic field 
dependence that can reduce conductance (3) Kondo 
Tunneling with temperature and field dependence that 
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Fig. 4.  The applied negative bias to the AFM tip 
disassociates the water present from ambient humidity, 






























































Digital Instruments atomic force
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and (b) monitors 




























 6.  AFM nanolithography of Si at (a) - 8 V, 0.5 µm/s 
ing 80 nm lines and at (b) - 6 V, 0.5 – 10 µm/s 








































Fig. 8.  TiO2 lines drawn with AFM nanolithography at 
(a) - 9 V at 0.05 µm/s 25 nm line width (b) - 10 V at 0.1 
µm/s 25 nm line width (c) - 12 V at 0.2 µm/s 50 nm line 


































Fig. 10.  Schematic and AFM image of device layer of 
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Fig. 12.  NiO patterns written with (a)
- 6 V, 1.0 µm/s (c) - 4 V, 0.5 µm/s. 
 





















Fig. 13.  NiO lines drawn on 154 Å of Ni at - 10 V, 10 Hz 
(a) 0.04 µm/s, 85 nm line width (b) 0.04 µm/s, 100 nm 









































Fig. 14.  TiO2 single lines drawn on 220 Å of Ti at 10 Hz, 
0.1 µm/s at (a)  - 7 V, 150 nm (b) - 7 V, 150 nm (c) - 8 V, 















































Fig. 15. Ti material deposited showing granularity of 



































Fig. 16.  Scanning electron microscope image of device 


















































Fig. 17.  The TiO2 double-barrier tunnel junction  in Ti 
device 1 formed using AFM lithography with 











































Fig. 18.  Closer AFM image of Ti device 1.  The barrier 
length is 265 nm, the oxide barrier widths are 75 and 95 
























































(c)Fig. 19.  Three devices fabricated
Tunnel barriers made at (a) Ti d
µm/s, (b) Ti device 3, - 8 V at 0.5
8 V at 1.5 µm/s. 
101 (b(a) with TiO2 barriers.  
evice 2, - 8 V at 0.7 









































Fig. 20.  AFM profile  measurement of (a) Ti device 2 







































Fig. 21.  The NiO-barrier tunnel junction device formed 
using AFM lithography with under oxidized barrier.  










































Fig. 22.  Fabricated samples before and after packaging 

























































keShore 9500 Hall Effect Measurement 
h 9T magnet, temperature control, Keithley 
emote pre-amp, and guarded 6 pin-out 









































Fig. 24.  Sample holder for packaged samples to be 
mounted into cryostat.  Two thermocouples located at 
(a) the large copper block heater and (b) the small 
sample heater inside gold plated base to which the 






























































































Fig. 25.  I-V plots of Ti device 1 at (a) 1.8 K, (b) 10 K, 
and (c) 50 K with and without 9T field.  Dashed line is 
for no applied magnetic field. 
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Fig. 26.  Differential conductance of Ti device 1 with 
and without applied 9T magnetic field at (a)1.8 K, (b) 




















Conductance vs Voltage For Ti/TiO2 Tunnel Devices B=0
Device 1 T=1.8K




























































Differential Conductance vs Voltage for Ti Device 2 at T= 2.4 K
B= 0 Tesla















Fig. 27.  (a) Conductance versus voltage for Ti devices 1 
& 2 showing oscillations and zero-bias conductance 
peak with no magnetic field (b) I-V plot of Ti device 2 
with and without 5 T magnetic field (c) conductance 
plot of Ti device 2 with and without 5 T field. 
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Fig. 28.  I-V curves for Ti device 1 at (a) 150 K and (b) 
300 K showing that although tunneling behavior is still 
present, Coulomb blockade is no longer observable, 

















































































Fig. 29.  dI/dV for Ti device 1 at (a) 150 K and (b) 300 K 
illustrating the Coulomb blockade oscillations becoming 
















































Fig. 30.  From Matsumoto, et al. [13].  I-V and dI/dV 
curves for a (a) 2 and (b) 5 island TiO2 Coulomb 
blockade device.  Note the similarities in these curves to 
those in Figures 25 and 26 for the case of an applied 









































Fig. 31.  Ti device 1 capacitance is estimated assuming 
parallel plate capacitors for the tunnel barriers, Ctb, 























Fit of Data at 1.8K B=0T with 1 TΩ Offset





































Fit of Data at 1.8K B=-9T with 1.5 TΩ Offset




























Fig. 32.  Plot of data fit to Simmons and inelastic 
cotunneling theories:   
Simmonstunnelingcototal III βα += −  
(a) Data at 1.8 K with no magnetic field, α, β = 1  
(b) Data at 1.8K with -9T magnetic field,  




























































































Fig. 33.  Nickel device I-V plots at (a) 10 K, (b) 50 K and 
(c) 150 K with and without 9T field.  Dashed line is for 



















































































Fig. 34.  Nickel device I-V plots at
and (c) 150 K with and without 9T

















Differential Conductance vs Voltage at T= 150 K
B= 0 Tesla
B= 9 Tesla
Zero-bias Conductance Anomaly 
90 − TT GG



















/d (a) 10 K, (b) 50 K, 
 field.  Note zero-bias 
 is for no applied 







































































g. 35.  After Schelp, et al. [55].  Coulom
 K in Co nanoparticles embedded in A
.05 V blockade is from the collective ch
rticles. 
117 0.2RT12 k
2.6 M4.2 K(bb blockade at 
l2O3 where the 




















Appendix A: Nanolithography C programs for DI Nanoscope IIIa controller 




    LITHO_BEGIN 
    LithoDisplayStatusBox();   //Display litho status box 
    LithoScan(FALSE);   //turn off scanning 
    LithoCenterXY();    //move tip to center 
    double size=1.0;      //half-length of diagnolin microns 
    double rate=.05;      //speed of tip in microns/sec 
    //double bias=-10;    //initial bias setting 
    //set bias to zero 
    LithoSet(lsAna2,0);  
    //move to bottom of first point 
    LithoTranslate(size,0,rate); 
    //turn on bias 
    //LithoSet(lsAna2,bias); 
 120 
    LithoPause(2); 
    //move tip to draw box 
    LithoTranslate(-size,size,rate); 
    LithoTranslate(-size,-size,rate); 
    LithoTranslate(size,-size,rate); 
    LithoTranslate(size,size,rate); 
    //turn off bias 
    LithoPause(2); 
    LithoSet(lsAna2,0); 
     LITHO_END 
} 




    LITHO_BEGIN 
    double size=.5;      //half-length of diagnolin microns 
    double rate=.5;      //speed of tip in microns/sec 
 121 
    double bias=-6;    //initial bias setting  
    //set bias to zero 
    LithoSetOutput(aoAna2,0.0);  
    //move tip to initial point 
    LithoTranslate(0.0,0.1,rate); 
    //turn on bias 
    LithoSetOutput(aoAna2,bias); 
    //move tip to draw box 
    LithoTranslate(0,-size,rate); 
    LithoTranslate(.25,-.25,rate); 
    LithoTranslate(.25,0.0,rate); 
    LithoTranslate(.25,.25,rate); 
    LithoTranslate(0,size,rate); 
    LithoTranslate(.35,0,rate); 
    LithoTranslate(0,-.75,1); 
    LithoTranslate(0,.75,1); 
    LithoTranslate(.35,0,rate); 
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    //turn off bias 
    LithoSetOutput(aoAna2,0);  
    LITHO_END 
} 





    LITHO_BEGIN 
    LithoDisplayStatusBox();   //Display litho status box 
    LithoScan(FALSE);   //turn off scanning 
    LithoCenterXY();    //move tip to center 
    double size=2;      //length of diagnol in microns 
    double rate=.1;      //speed of tip in microns/sec 
    double bias=-12;   //initial bias setting  
    //set bias to 0 
    LithoSet(lsAna2,0); 
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    LithoPause(1);  
    //move to bottom of left line 
    LithoTranslate(-size,-size,.5); 
    //turn on bias 
    LithoSet(lsAna2,bias); 
    LithoPause(1); 
    //move tip to draw bottom point 
    LithoTranslate(size,size,rate);  
    LithoTranslate(size,-size,rate);     
    //create oxide block 
    LithoTranslate(-1.7*size,0,rate); 
    LithoTranslate(0.7*size,0.7*size,rate); 
    LithoTranslate(0.7*size,-0.7*size,rate); 
    //LithoTranslate(-1.6*size,0,rate); 
    //LithoTranslate(0.8*size,0.8*size,rate); 
    //LithoTranslate(0.8*size,-0.8*size,rate);     
    //discharge bias 
    LithoSet(lsAna2,1); 
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    LithoPause(1); 
    //move tip to center 
    LithoCenterXY();      
    //move tip to left of top line  
    LithoTranslate(-size,1.05*size,.5); 
    //turn on bias 
    LithoSet(lsAna2,bias); 
    LithoPause(1); 
    //move tip to draw left top point 
    LithoTranslate(size,-size,rate);  
    LithoTranslate(size,size,rate); 
    //create oxide block 
    LithoTranslate(-1.7*size,0,rate); 
    LithoTranslate(0.7*size,-0.7*size,rate); 
    LithoTranslate(0.7*size,0.7*size,rate); 
    //LithoTranslate(-1.6*size,0,rate); 
    //LithoTranslate(0.8*size,-0.8*size,rate); 
    //LithoTranslate(0.8*size,0.8*size,rate); 
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    //discharge bias 
    LithoSet(lsAna2,1); 
    LithoPause(2); 
    LithoSet(lsAna2,0); 
    LITHO_END 
} 
Device.c (draws three V’s on top and bottom to constrict current into a narrow 





    LITHO_BEGIN 
    LithoDisplayStatusBox();   //Display litho status box 
    LithoScan(FALSE);   //turn off scanning 
    LithoCenterXY();    //move tip to center 
    double size=1.8;      //length of diagnol in microns 
    double rate=0.1;   //speed of tip in microns/sec 
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    double bias=-5;   //initial bias setting  
    //set bias to 0 
    LithoSet(lsAna2,0); 
    LithoPause(1);  
    //move to bottom of left line 
    LithoTranslate(-size,-size,.5); 
    //turn on bias 
    LithoSet(lsAna2,bias); 
    LithoPause(2); 
    //move tip to draw bottom point 
    LithoTranslate(size,size,rate);  
    LithoTranslate(size,-size,rate); 
    //create oxide block 
    LithoTranslate(-1.9*size,0,rate); 
    LithoTranslate(0.9*size,0.9*size,rate); 
    LithoTranslate(0.9*size,-0.9*size,rate); 
    LithoTranslate(-1.7*size,0,rate); 
    LithoTranslate(0.8*size,0.8*size,rate); 
 127 
    LithoTranslate(0.8*size,-0.8*size,rate); 
    LithoTranslate(-1.5*size,0,rate); 
    LithoTranslate(0.7*size,0.7*size,rate); 
    LithoTranslate(0.7*size,-0.7*size,rate); 
    //discharge bias 
    LithoSet(lsAna2,1); 
    LithoPause(2); 
    //move tip to center 
    LithoCenterXY();      
    //move tip to left of top line  
    LithoTranslate(-size,1.001*size,.5);     
    //turn on bias 
    //LithoSet(lsAna2,bias); 
    LithoPause(2); 
    //move tip to draw left top point 
    LithoTranslate(size,-size,rate);  
    LithoTranslate(size,size,rate); 
    //create oxide block 
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    LithoTranslate(-1.9*size,0,rate); 
    LithoTranslate(0.9*size,-0.9*size,rate); 
    LithoTranslate(0.9*size,0.9*size,rate); 
    LithoTranslate(-1.7*size,0,rate); 
    LithoTranslate(0.8*size,-0.8*size,rate); 
    LithoTranslate(0.8*size,0.8*size,rate); 
    LithoTranslate(-1.5*size,0,rate); 
    LithoTranslate(0.7*size,-0.8*size,rate); 
    LithoTranslate(0.7*size,0.8*size,rate); 
    //discharge bias 
    LithoSet(lsAna2,1); 
    LithoPause(2); 
    LithoSet(lsAna2,0); 
     //Draw island lines 
    LithoCenterXY(); 
    LithoTranslate(-0.14*size,size,0.1); 
    LithoSet(lsAna2,-5); 
    LithoPause(1); 
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    LithoTranslate(0,-2*size,0.15); 
    LithoTranslate(.055*size,0,0.15); 
    LithoTranslate(0,2*size,0.15); 
    //discharge 
    LithoSet(lsAna2,1); 
    LithoPause(2); 
    LithoCenterXY(); 
    LithoSet(lsAna2,0); 











Appendix B: Operating Procedures for Karl Suss MJB-3 Mask Aligner 
1) Turn on microscope light 
2) Place the mask on the holder such that the Cr side of the mask in contact with the 
sample and area to be exposed is centered under hole, for a 5” mask, the mask 
holder will need to be rotated by 90 degrees, doing so will slightly pinch the 
vacuum hose, but will not cut off the vacuum. 
3) Turn on vacuum to mask holder ensuring mask can not be easily moved 
4) Place mask holder into aligner until flush, tighten knobs 
5) Choose sample holder for wafer section so that wafer section will cover all holes 
on sample chuck, but use a chuck with as many holes as possible, place sample on 
holder and slide holder into aligner 
6) Slowly push back contact lever located on left hand side so that it goes away from 
the controller, if sample will hit mask, lower sample and adjust the Z-control turn 
pot on the front (clockwise is down) so that sample will not hit the mask 
7) Once contact leaver is moved all the way forward, look in microscope at sample, 
adjust Z-knob to left bringing sample into contact with mask.  Once Z-knob is 
finger tight, lockdown with black lever. 
8) Now pull separation lever towards the operator; separation light will come on.  At 
this point the sample is free to be aligned with the mask using the position control 
knobs.  Looking through the microscope the optimum alignment can be achieved 
adjusting the x, y and rotation. 
9) Slowly push back separation lever and ensure sample did not move from aligned 
position.  If so, one may need to turn down the Z knob a little (will need to unlock 
the turn pot) and readjust x, y & rotation, then slowly tighten (raise Z) again. 
10) Turn time clock to 8 minutes, ensure power is at 275 Watts and that the 400 nm 
filter is on. 
11) Press exposure button; sample will be exposed, do not look at sample (intense UV 
light is being emitted) 
12) Once done being exposed, unlock Z, lower sample a little, then move contact 
lever towards the operator 
13) Slide sample out, take off sample; turn off microscope light 
Loosen mask holder knobs, slide out mask holder, flip over, turn off vacuum, take off 













Fig. A-1.  Karl Suss MJB-3 mask aligner at T
University of Texas at Austin. Lamp power 
supply, should read
275 Watts Exposure controls
for setting time 
and turning 
exposure on Z position 
adjusthe 
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Appendix C: Set-up and Operating Procedures for WestBond Wire Bonder 
Preparation: 
1) Turn the ultrasonic on and provide 30 minutes for source to warm up 
2) Choose the proper wire bonder tool. For most of the applications at MRC, this 
means use a flat, 437mil length, 45o angle tool, with 2025 sizing (2 mil diameter, 
2.5 mil bond foot); the part number for the tool is Geiser 2145-2025-437-F. 
3) Clean the surfaces to be bonded so that there are no oils.  Use a cleaning fluid 
such as isopropyl.   
4) Choose proper wire; usually want to match materials, however gold requires 
heater, while aluminum does not.  Note that aluminum becomes brittle over time 
due to oxidation. 
5) A pull strength on wire of 6-8 grams and 1.5-2 mils diameter wire for most 
applications is desired. 
6) Place wire spool onto bonder, spools are marked with red and black, open at red 
end of spool and roll off the top and ensure the wire rolls off straight. 
7) Insert tool so the top is flush with the transducer and entry hole for wire is in the 
back. 
8) Switch open the clamp so the wire can feed; using tweezers, pull wire and feed 
through wire guide. 
9) When there is enough to thread into tool, close clamp and thread wire into 
opening of tool (at 45o angle).  This is HARD to do for those without a light 
touch. 
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10) Set the force to ~20-25 grams (force is set using spring knob clockwise decreases 
force); Channel 1 to Power ~ 1.5/Timer ~ 1.4 and Channel 2 to Power ~ 1.8/ 
Timer ~ 1.9 
11) Turn on sample heater if needed; can also turn on tool heat (softens wire) 
Operating Procedures: 
1) With the clamp closed, try a bond.  Only on way to go for proper bonding: front 
to back.  Need to change direction, rotate sample. 
2) The sample stage rotates; rotating the stage also raises the sample up and down. 
The stage should be set so the tool just makes contact with the sample (don’t want 
to go too hard), but adjust for best bonding. 
3)  Once ready to proceed, press down on the control lever.  The wire will bond and 
the clamp will stay open to allow feed of wire to the next point, where after 
bonding the clamp will close breaking the wire. 
4) In non-expert hands the tool is not a perfect bonder, but a little practice will result 
in bonds suitable for research devices. 
In this manner, after about 1 hour for initial set-up, a half dozen devices could be wire 
bonded in each package at a rate of 10 minutes per device to allow for bonding errors 














Controls and Indicators 
 
 
Start Voltage  
 
 
Step Size Size of voltage steps 
 
 




Delete Previous Files? If readjusting parameters deletes already saved files with same 
name instead of appending to them  
 
 
Plus Raw Data String file path (dialog if empty) file path is the path name of the file. If 
file path is empty (default) or is Not A Path, the VI displays a dialog box from which you 




Plus All Data Strings append to file? (new file:F) append to file? indicates whether to 




Program Status:  USE THIS BUTTON TO STOP PROGRAM FOR CHANGES!!!! Hit 
this button and wait for program to stop, or else there will be a hang-up (6430 will freeze) 
 
 








Minus All Data Strings append to file? (new file:F) append to file? indicates whether 




Minus Raw Data String file path (dialog if empty) file path is the path name of the file. 
If file path is empty (default) or is Not A Path, the VI displays a dialog box from which you 




Calculated 1331 Data file path (dialog if empty) file path is the path name of the file. If 
file path is empty (default) or is Not A Path, the VI displays a dialog box from which you 




append this data to previous Calculated  files? (new file:F) append to file? indicates 




Calculated Data 15101051 file path (dialog if empty) file path is the path name of the 
file. If file path is empty (default) or is Not A Path, the VI displays a dialog box from which 




Flip B-Sweep (positive to negative)? Turning this on has the magnetic field start at 9 T 
versus – 9 T 
 
 
Reading Result System displays last two readings, this is one of them  
 
 
Programmed Input Voltage  
 
 
Plus character string (voltage, current, resistance, time stamp, status) character 












Reading Result 2 System displays last two readings, this is one of them 
 
 
Minus character string (voltage, current, resistance, time stamp, status) character 
string is the data read from the file. 
 
 Minus R-V Plot The R-V plot based on the portion of the alternating bias method 
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 matching -1 times input voltage 
 
 
Minus I-V Plot The I-V plot based on the portion of the alternating bias method matching 
-1 times input voltage 
 
 
15101051 Calculated Data String (voltage, current, resistance, conductance) is the 
calculated fourth order correctiondata 
 
 
1331 Calculated Data string (voltage, current, resistance, conductance) is the 




Calculated 15101051 R-V Plot Shows running plot of data after performing alternate 
bias method  
 
 




































































































List of SubVIs 
 
 




Keithley 6430 One-Shot Measurewithtime-out.vi 
Edited sub-vi to allow a delay between voltage being turned on and current being read 
 
 
Keithley 6430 Output Control.VI 
Turns 6430 output on or off (blue light in front), key to use this and not manually do it 
while program is running 
 
 





























































Appendix E: Liquid He Cryostat Operation for LakeShore 9500 Hall Effect 
Measurement System 
1) The first step is to order liquid He by Wednesday the week before you wish to 
test.  The He will arrive the following Monday morning. 
2) (Warm start procedures) Pump down the outer jackets with the turbo pump 
until they are at least 5x10-6 torr.   
3) Insert sample rod into chamber, hook up the two heater and thermal couple 
connections (one big and one small).    
4) When the liquid He arrives, turn on mechanical pump to vacuum out chamber & 
liquid He bath chamber (by opening up needle valve); perform several fill and 
purge cycles for these chambers with He gas attached to the He bath vent with the 
needle valve all the way open. 
5) Close He bath chamber vent valve, turn off switch connecting pump to chamber 
6) (Start here if system already cold)  Hook He gas to liquid He dewar, turn off 
vent valve for liquid He dewar, open vent valve for He bath (let vent if some 
liquid He is present inside bath) 
7) Slowly insert transfer tube into He dewar through top transfer tube opening and 
insert other end into He bath opening.  Note, if liquid He is already present in bath 
wait until He liquid begins to come out of transfer tube.  
8) Ensure you have ALL the proper fittings, there should minimal gas escaping, any 
lost pressure is lost He!  There are two o-ring brass fittings needed to properly 
seal around the transfer tube end that is inserted into the liquid He dewar. 
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9) Connect the He gas to the He dewar, after He dewar completes blowing-off, 
slowly turn up gas to apply overpressure, but just enough so the sound of the He 
transferring from dewar to bath and boiling off is barely audible (whisper level).  
The transfer will take 4-6 hours (slow is good!) 
10) When the temperature drops below 100 K, turn on liquid He level monitor. 
11) Go approximately 5 minutes past 100% full on liquid He monitor; withdraw 
transfer tube simultaneously from both dewar and bath; close vent on bath; close 
vent to top hole in dewar 
12) Plug in/turn-on mechanical vacuum pump to sample chamber; turn down needle 
valve so that it is one quarter turn counter-clockwise (open) from fully closed. 
13) Let system sit at least for ~ 4 hours to settle before doing I-V measurements. 
When testing samples at higher temperatures, close needle valve if desired sample 










Appendix F: Mathcad Fitting Program No B Field 
m 2.5 9.109⋅ 10 31−⋅:=  
s 1.6022 10 19−⋅:=  
Ctot 0.6 10 18−⋅:=  
Cb 1.11 10 18−⋅:=  
h 6.626 10 34−⋅:=  
k 1.3807 10 23−⋅:=  
T 1.8:=  
Ea .5388 k⋅:=  
K 5:=  
Cg .47 10 18−⋅:=  
Ea 7.4392116 10 24−×=  








⋅ 1.29262888528274 10 2−×=  








s21 φ t, V,( ) t 1010⋅ 1
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⋅ s1 φ( )+:=  
s22 φ t, V,( )
φ K⋅ t⋅ 1010⋅ 28−( )
K V⋅
:=  









s1 φ( ) s21 φ t, V,( )+( )⋅−
5.75





ln s21 φ t, V,( )
t 1010⋅ s1 φ( )−( )
















s1 φ( ) s22 φ t, V,( )+( )⋅−
5.75





ln s21 φ t, V,( )
t 1010⋅ s1 φ( )−( )







I1L φ t, V,( ) area6.2⋅
1010










































I3L φ t, V,( ) area6.2⋅
1010
















































I3 φ t, V,( ) if V φ> I3L φ t, V,( ), I1L φ t, V,( ),( ):=  
I4 φ t, V,( ) if V 0< I3 φ t, V,( )−, I3 φ t, V,( ),( ):=  
φ .308:=  
φ3 .308:=  
Ef 3.8 s⋅:=  
 148 
Roff1 .91 1012⋅:=  
Cg 4.7 10 19−×=  
N 233:=  
C1 .67 10 18−⋅:=  
t 38 10 9−⋅:=  
t3 39.0 10 9−⋅:=  
t1 95 10 9−⋅:=  
Roff2 .91 1012⋅:=  
Ec .167 s⋅:=  
Rt 1.01 106⋅:=  
C2 .85 10 18−⋅:=  

























































⋅ s V⋅( )2 2 π⋅ k⋅ T⋅( )2+⎡⎣ ⎤⎦⋅ V⋅:=  














































I4 φ3 t3, V,( )d
d
:=  












































1.01228015172061 100×=  
i 0 1, 60..:=  
X READPRN "d:\dissertation research\Ti218.prn"( ):=  
Vi Xi 0,:=
 
Imqi Imq Vi( ):=  
Gmqi Gmq Vi( ):=  
Ii I Vi( ):=  
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X

















-3.000767·10  0 -5.612287·10      -12 -5.612287·10  0 8.000605·10  0
-2.900638·10  0 -4.811195·10      -12 -4.811195·10  0 6.727674·10  0
-2.800489·10  0 -4.264911·10      -12 -4.264911·10  0 4.721871·10  0
-2.700663·10  0 -3.866704·10      -12 -3.866704·10  0 3.508463·10  0
-2.600522·10  0 -3.563485·10      -12 -3.563485·10  0 2.757286·10  0
-2.500379·10  0 -3.314465·10      -12 -3.314465·10  0 2.231915·10  0
-2.400627·10  0 -3.117236·10      -12 -3.117236·10  0 1.98591·10  0
-2.300496·10  0 -2.917512·10      -12 -2.917512·10  0 1.906943·10  0
-2.200741·10  0 -2.736033·10      -12 -2.736033·10  0 1.694153·10  0
-2.100651·10  0 -2.578986·10      -12 -2.578986·10  0 1.560093·10  0
-2.000502·10  0 -2.423642·10      -12 -2.423642·10  0 1.596715·10  0
-1.900768·10  0 -2.259849·10      -12 -2.259849·10  0 1.479558·10  0
-1.800645·10  0 -2.128005·10      -12 -2.128005·10  0 1.319456·10  0
-1.700868·10  0 -1.99609·10      -12 -1.99609·10  0 1.354494·10  0
-1.600779·10  0 -1.857277·10      -12 -1.857277·10  0 1.292878·10  0
























































































-3.000767·10  0 -2.27194916607639·10      -12 -2.27474084615385·10      -12
-2.900638·10  0 -1.4562436576627·10      -12 -1.58368071428571·10      -12
-2.800489·10  0 -1.05781054056818·10      -12 -1.14745056043956·10      -12
-2.700663·10  0 -8.28548821795262·10      -13 -8.58942461538462·10      -13
-2.600522·10  0 -6.70005298524861·10      -13 -6.65768516483517·10      -13
-2.500379·10  0 -5.46746106683401·10      -13 -5.26795769230769·10      -13
-2.400627·10  0 -4.45706217789323·10      -13 -4.39184351648352·10      -13
-2.300496·10  0 -3.60707771232798·10      -13 -3.49494417582418·10      -13
-2.200741·10  0 -2.89650745355851·10      -13 -2.77636296703297·10      -13
-2.100651·10  0 -2.30129481756365·10      -13 -2.30578307692308·10      -13
-2.000502·10  0 -1.80810031958517·10      -13 -1.85288153846154·10      -13
-1.900768·10  0 -1.40491063501138·10      -13 -1.31092956043956·10      -13
-1.800645·10  0 -1.07597290425565·10      -13 -1.09274230769231·10      -13
-1.700868·10  0 -8.12584109160694·10      -14 -8.70042857142855·10      -14
-1.600779·10  0 -6.02933309796864·10      -14 -5.81791978021977·10      -14











Appendix G: Mathcad Fitting Program With B Field 
m 2.5 9.109⋅ 10 31−⋅:=  
s 1.6022 10 19−⋅:=  
Ctot 0.6 10 18−⋅:=  
Cb 0.67 10 18−⋅:=  
Cg .47 10 18−⋅:=  
h 6.626 10 34−⋅:=  
k 1.3807 10 23−⋅:=  
T 1.8:=  
Ea .5388 k⋅:=  
K 5:=  








⋅ 1.29262888528274 10 2−×=  









s21 φ t, V,( ) t 1010⋅ 1
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⋅ s1 φ( )+:=  
s22 φ t, V,( )
φ K⋅ t⋅ 1010⋅ 28−( )
K V⋅
:=  









s1 φ( ) s21 φ t, V,( )+( )⋅−
5.75





ln s21 φ t, V,( )
t 1010⋅ s1 φ( )−( )
















s1 φ( ) s22 φ t, V,( )+( )⋅−
5.75





ln s21 φ t, V,( )
t 1010⋅ s1 φ( )−( )







I1L φ t, V,( ) area6.2⋅
1010






































I3L φ t, V,( ) area6.2⋅
1010
















































I3 φ t, V,( ) if V φ> I3L φ t, V,( ), I1L φ t, V,( ),( ):=  
I4 φ t, V,( ) if V 0< I3 φ t, V,( )−, I3 φ t, V,( ),( ):=  
Ef 3.8 s⋅:=  
t1 95 10 9−⋅:=  
Cg 4.7 10 19−×=  
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C2 .85 10 18−⋅:=  
C1 .67 10 18−⋅:=  
N 233:=  
Rt 1.01 106⋅:=  
Ec .167 s⋅:=  

























































⋅ s V⋅( )2 2 π⋅ k⋅ T⋅( )2+⎡⎣ ⎤⎦⋅ V⋅:=  
φ .308:=  
φ3 .308:=  
t3 40 10 9−⋅:=  
t 38 10 9−⋅:=  
Roff1 1.15 1012⋅:=  
Roff2 1.9 1012⋅:=  


















































































1.01228015172061 100×=  






i 0 1, 60..:=  
X READPRN "d:\dissertation research\Ti218B.prn"( ):=  
Vi Xi 0,:=
 
Imqi Imq Vi( ):=  
Gmqi Gmq Vi( ):=  
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X

















-3.00072·10  0 -3.70554·10      -12 -3.70554·10  0 4.667857·10  0
-2.900587·10  0 -3.238134·10      -12 -3.238134·10  0 2.757185·10  0
-2.800433·10  0 -3.153352·10      -12 -3.153352·10  0 2.373394·10  0
-2.700602·10  0 -2.763983·10      -12 -2.763983·10  0 3.754624·10  0
-2.600462·10  0 -2.402582·10      -12 -2.402582·10  0 2.386272·10  0
-2.500326·10  0 -2.286067·10      -12 -2.286067·10  0 5.817859·10    -1
-2.400578·10  0 -2.313686·10      -12 -2.286067·10  0 9.460351·10    -1
-2.300448·10  0 -2.096614·10      -12 -2.096614·10  0 1.422706·10  0
-2.200699·10  0 -2.001519·10      -12 -2.001519·10  0 8.749381·10    -1
-2.100616·10  0 -1.9218·10      -12 -1.9218·10  0 9.116881·10    -1
-2.000475·10  0 -1.818971·10      -12 -1.818971·10  0 1.436827·10  0
-1.900742·10  0 -1.634784·10      -12 -1.634784·10  0 1.515058·10  0
-1.800626·10  0 -1.516316·10      -12 -1.516316·10  0 7.64045·10    -1
-1.700855·10  0 -1.481916·10      -12 -1.481916·10  0 6.357089·10    -1
-1.600768·10  0 -1.389172·10      -12 -1.389172·10  0 9.063595·10    -1



















































































-3.00072·10  0 -1.10103109553844·10      -12 -1.09621826086957·10      -12
-2.900587·10  0 -7.12514734799065·10      -13 -7.15884434782609·10      -13
-2.800433·10  0 -5.22662299858999·10      -13 -7.18192869565218·10      -13
-2.700602·10  0 -4.12005046348094·10      -13 -4.15633434782609·10      -13
-2.600462·10  0 -3.34250155832799·10      -13 -1.41310695652174·10      -13
-2.500326·10  0 -2.73139492593301·10      -13 -1.1187047826087·10      -13
-2.400578·10  0 -2.22778262052041·10      -13 -2.26226869565218·10      -13
-2.300448·10  0 -1.80323629275708·10      -13 -9.6224434782609·10      -14
-2.200699·10  0 -1.44809463878298·10      -13 -8.78676956521739·10      -14
-2.100616·10  0 -1.15054906524698·10      -13 -9.51773913043479·10      -14
-2.000475·10  0 -9.03989449464694·10      -14 -7.94275217391306·10      -14
-1.900742·10  0 -7.0240787949873·10      -14 1.80351304347826·10      -14
-1.800626·10  0 -5.37958477077169·10      -14 4.94457391304347·10      -14
-1.700855·10  0 -4.06276767398265·10      -14 -2.91165217391302·10      -15
-1.600768·10  0 -3.01456467206882·10      -14 2.80017391304353·10      -15
-1.50066·10  0 -2.19468310675692·10      -14 4.45373913043477·10      -15
-1.400865·10  0 -1.56547181051791·10      -14 2.78614782608697·10      -14
-1.300745·10  0 -1.08828471674355·10      -14 4.08760869565204·10      -15
-1.200915·10  0 -7.36122610879012·10      -15 2.12459130434783·10      -14
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